CY23020-1
20-output, 200-MHz Zero Delay Buffer
Features
Description
• 335 ps max Total Timing Budget™ (TTB)™ window
• 2.5V or 3.3V outputs
• 20 LVCMOS outputs
• 50 MHz to 200 MHz output frequency
• 50 MHz to 200 MHz input frequency
• Integrated phase-locked loop (PLL) with lock indicator
The CY23020-1-1 is a high-performance 200-MHz PLL-based
zero delay buffer designed for high-speed clock distribution
applications. The device features a guaranteed TTB window
specifying all occurrences of output clocks with respect to the
input reference clock across variations in output frequency,
supply voltage, operating temperature, input edge rate, and
process.
• Spread Aware™—designed to work with SSFTG
reference signals
• 3.3V core power supply
The CY23020-1 outputs are three-state when S1 = S2 = 0 for
reduced power. When S1 = 1 and S2 = 0 the PLL is bypassed
and the CY23020-1 functions as a fan-out buffer.
• Available in 48-pin TSSOP and QFN packages
Block Diagram
Pin Configurations
LOCKED
LOCK
NC
1
2
48
47
46
45
44
43
42
41
40
39
38
37
VDDC
GNDC
REF–
REF+
VDD
Q19
FBOUT
Div
FBIN–
FBIN+
VDD
FBOUT
Q1
3
REF
Q1
4
PLL
Q2
5
FBIN
6
7
Q18
GND
Q2
8
GND
Q17
C1
C1C1
9
C1
S1:2
Q3
10
11
12
Q16
Output
Control
Logic
Q17
Q18
Q19
VDD
Q4
VDD
Q15
RANGE
MUL
Q5
GND
Q6
13
14
15
16
17
18
19
20
21
22
23
24
36
35
34
33
32
31
30
29
28
27
26
25
Q14
GND
Q13
Q7
Q12
VDD
Q8
VDD
Q11
Q9
Q10
4 8
4 7
4 6
4 5
4 4
4 3
4 2
V
4 1
V
4 0
R
E
F
-
3 8
V
D
3 9
R
E
F
+
3 7
Q
1
GND
S2
GND
GNDC
VDDC
C1
L
F
B
O
U
T
+
F
B
I
N
-
F
B
I
N
+
N
C
V
D
D
S
D
O
C
K
S
D
D
9
S1
C
C
Q 1 8
3 6
3 5
3 4
3 3
1
2
3
4
5
6
Q 1
MUL
RANGE
V S S
Q 1 7
Q 1 6
GND
V S S
Q 2
48-pin TSSOP
Q 3
V D D 3 2
Q 1 5 3 1
V D D
Q 4
4 8 -p in Q F N
Q 1 4
V S S
3 0
2 9
2 8
2 7
2 6
Q 5
7
8
V S S
Q 1 3
Q 1 2
9
Q 6
Q 7
1 0
1 1
1 2
V D D
V
S
S
C
V D D
Q 8
M
U
L
V
D
D
C
Q
1
0
S
1
R
A
N
G
E
G
N
D
C
1
S
2
Q
9
V
S
S
V
S
S
Q 1 1 2 5
1 3
1 4
1 5
1 9
2 0
2 3
1 6
1 7
1 8
2 1
2 4
2 2
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-07120 Rev. *B
Revised November 5, 2002