CY2303
Phase-Aligned Clock Multiplier
Features
Functional Description
■ 3-multiplier configuration (1x, 2x, 4x Ref)
The CY2303 is a 3 output 3.3V phase-aligned system clock
designed to distribute high-speed clocks in PC, workstation,
datacom, telecom, and other high-performance applications.
■ 10MHzto166.67MHzoperatingrange(referenceinputfrom
10 MHz to 41.67 MHz)
The part allows user to obtain 1x, 2x, and 4x Ref output
frequencies on respective output pins.
■ Phase Alignment
■ 80 ps typical period jitter
■ Output enable pin
The CY2303 has an on-chip PLL, which locks to an input clock
presented on the REFIN pin. The PLL feedback is internally
connected to the REF output. The input-to-output skew is
guaranteed to be less than ±200 ps, and output-to-output skew
is guaranteed to be less than 200 ps.
■ 3.3V operation
■ 5V Tolerant input
Multiple CY2303 devices can accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is guaranteed to be less than 400 ps.
■ 8-pin 150-mil SOIC package
■ Commercial and Industrial Temperature available
The CY2303 is available in commercial and industrial temper-
ature ranges.
Selector Guide
Part Number
CY2303SXC
CY2303SXI
Outputs
Input Frequency Range
10 MHz–41.67 MHz
10 MHz–41.67 MHz
Output Frequency Range
10 MHz–166.67 MHz
10 MHz–166.67 MHz
Specifics
3
3
Commercial Temperature
Industrial Temperature
Logic Block Diagram
FBK
x1
REF
PLL
REFIN
x2
x4
REFx2
REFx4
OE
Cypress Semiconductor Corporation
Document #: 38-07249 Rev. *C
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised September 23, 2008
[+] Feedback