5秒后页面跳转
CY2303SI PDF预览

CY2303SI

更新时间: 2024-02-12 10:21:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
7页 128K
描述
Phase-Aligned Clock Multiplier

CY2303SI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.31.00.01Factory Lead Time:1 week
风险等级:5.44系列:2303
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.889 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.008 A
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:8
实输出次数:2最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):0.2 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.2 ns座面最大高度:1.727 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.8985 mm
最小 fmax:166.67 MHzBase Number Matches:1

CY2303SI 数据手册

 浏览型号CY2303SI的Datasheet PDF文件第2页浏览型号CY2303SI的Datasheet PDF文件第3页浏览型号CY2303SI的Datasheet PDF文件第4页浏览型号CY2303SI的Datasheet PDF文件第5页浏览型号CY2303SI的Datasheet PDF文件第6页浏览型号CY2303SI的Datasheet PDF文件第7页 
CY2303  
Phase-Aligned Clock Multiplier  
Features  
Functional Description  
• 3-multiplier configuration (1x, 2x, 4x Ref)  
The CY2303 is a 3 output 3.3V phase-aligned system clock  
designed to distribute high-speed clocks in PC, workstation,  
datacom, telecom, and other high-performance applications.  
• 10 MHz to 166.67 MHz operating range (reference input  
from 10 MHz to 41.67 MHz)  
The part allows user to obtain 1x, 2x, and 4x Ref output  
• Phase Alignment  
• 80 ps typical period jitter  
• Output enable pin  
• 3.3V operation  
• 5V Tolerant input  
frequencies on respective output pins.  
The CY2303 has an on-chip PLL, which locks to an input clock  
presented on the REFIN pin. The PLL feedback is internally  
connected to the REF output. The input-to-output skew is  
guaranteed to be less than ±200 ps, and output-to-output skew  
is guaranteed to be less than 200 ps.  
Multiple CY2303 devices can accept the same input clock and  
distribute it in a system. In this case, the skew between the  
outputs of two devices is guaranteed to be less than 400 ps.  
• 8-pin 150-mil SOIC package  
• Commercial and Industrial Temperature available  
The CY2303 is available in commercial and industrial temper-  
ature ranges.  
Selector Guide  
Part Number  
Outputs  
Input Frequency Range  
Output Frequency Range  
Specifics  
CY2303SC,  
3
10 MHz–41.67 MHz  
10 MHz–166.67 MHz  
Commercial Temperature  
CY2303SXC  
CY2303SI,  
CY2303SXI  
3
10 MHz–41.67 MHz  
10 MHz–166.67 MHz  
Industrial Temperature  
Block Diagram  
Pin Configuration  
8-pin SOIC  
Top View  
FBK  
1
2
3
4
8
7
6
5
OE  
DD  
REFx4  
REFx2  
REF  
x1  
V
GND  
REFIN  
N/C  
REF  
PLL  
REFIN  
OE  
x2  
x4  
REFx2  
REFx4  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-07249 Rev. *B  
Revised August 2, 2005  

与CY2303SI相关器件

型号 品牌 描述 获取价格 数据表
CY2303SIT CYPRESS Phase-Aligned Clock Multiplier

获取价格

CY2303SXC CYPRESS Phase-Aligned Clock Multiplier

获取价格

CY2303SXC INFINEON 3.3V Zero Delay Buffer

获取价格

CY2303SXCT CYPRESS Phase-Aligned Clock Multiplier

获取价格

CY2303SXCT INFINEON 3.3V Zero Delay Buffer

获取价格

CY2303SXI CYPRESS Phase-Aligned Clock Multiplier

获取价格