5秒后页面跳转
CDP1821CD3 PDF预览

CDP1821CD3

更新时间: 2024-02-28 11:41:50
品牌 Logo 应用领域
英特矽尔 - INTERSIL 内存集成电路静态存储器
页数 文件大小 规格书
7页 36K
描述
High-Reliability CMOS 1024-Word x 1-Bit Static RAM

CDP1821CD3 技术参数

生命周期:ActiveReach Compliance Code:unknown
风险等级:5.79Is Samacsys:N
最长访问时间:255 nsJESD-30 代码:R-CDIP-T16
内存密度:1024 bit内存集成电路类型:STANDARD SRAM
内存宽度:1功能数量:1
端子数量:16字数:1024 words
字数代码:1000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:1KX1封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL认证状态:COMMERCIAL
最大供电电压 (Vsup):6.5 V最小供电电压 (Vsup):4 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子位置:DUAL
Base Number Matches:1

CDP1821CD3 数据手册

 浏览型号CDP1821CD3的Datasheet PDF文件第1页浏览型号CDP1821CD3的Datasheet PDF文件第2页浏览型号CDP1821CD3的Datasheet PDF文件第4页浏览型号CDP1821CD3的Datasheet PDF文件第5页浏览型号CDP1821CD3的Datasheet PDF文件第6页浏览型号CDP1821CD3的Datasheet PDF文件第7页 
CDP1821C/3  
Absolute Maximum Ratings  
Thermal Information  
o
o
DC Supply Voltage Range, (V  
DD  
)
Thermal Resistance (Typical)  
θ
( C/W)  
θ
( C/W)  
JA  
JC  
(All Voltages Referenced to V Terminal). . . . . . . . -0.5V to +7V  
SBDIP Package. . . . . . . . . . . . . . . . . .  
75  
20  
SS  
o
o
Input Voltage Range, All Inputs . . . . . . . . . . . . . -0.5V to V  
DD  
+0.5V Maximum Operating Temperature Range (T ) . . . .-55 C to +125 C  
A
o
o
DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . . . .±10mA  
Maximum Storage Temperature Range (T ) . . .-65 C to +150 C  
STG  
Maximum Lead Temperature (During Soldering) . . . . . . . . . +265 C  
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150 C  
o
o
Recommended Operating Conditions T = Full Package-Temperature Range. For maximum reliability, nominal operating con-  
A
ditions should be selected so that operation is always within the following ranges:  
CDP1821CD/3  
PARAMETER  
MIN  
MAX  
UNITS  
DC Operating Voltage Range  
Input Voltage Range  
4
6.5  
V
V
V
V
DD  
SS  
Static Electrical Specifications  
V
= 5V ±5%  
DD  
o
o
o
-55 C, +25 C  
+125 C  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
-
MAX  
MIN  
-
MAX  
UNITS  
Quiescent Device Current (Note 1)  
Output Low Drive (Sink) Current (Note 1)  
I
V
= 0V or V  
260  
1000  
µA  
mA  
mA  
DD  
IN  
DD  
I
V
= 0.4V  
2.7  
-1.3  
-
-
1.6  
-0.8  
-
-
OL  
OUT  
Output High Drive (Source) Current  
(Note 1)  
I
V
= V -0.4V  
DD  
OH  
OUT  
Output Voltage Low-Level  
Output Voltage High-Level  
Input Low Voltage  
V
-
-
-
-
-
0.1  
-
-
0.5  
-
V
V
OL  
V
V
-0.1  
V
-0.5  
OH  
DD  
DD  
V
-
0.3 V  
-
-
0.3 V  
DD  
V
IL  
IH  
IN  
DD  
Input High Voltage  
V
0.7 V  
0.7 V  
-
V
DD  
DD  
Input Current (Note 1)  
I
V
V
= 0V or V  
= 0V or V  
-
-
2.6  
-
-
10  
10  
µA  
µA  
IN  
IN  
DD  
DD  
Three-State Output Leakage Current  
(Note 1)  
I
2.6  
OUT  
Operating Current (Note 2)  
Input Capacitance  
Output Capacitance  
NOTES:  
I
-
-
-
-
-
-
5
-
-
-
10  
7.5  
15  
mA  
pF  
pF  
DD1  
C
7.5  
15  
IN  
C
OUT  
1. Limits designate 100% testing. All other limits are designer’s parameters under given test conditions and do not represent 100% testing  
2. Measured with 1µs read-cycle time and outputs floating.  
6-7  

与CDP1821CD3相关器件

型号 品牌 获取价格 描述 数据表
CDP1822 INTERSIL

获取价格

256-Word x 4-Bit LSI Static RAM
CDP1822_1 INTERSIL

获取价格

256-Word x 4-Bit LSI Static RAM
CDP1822C INTERSIL

获取价格

High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM
CDP1822C3 INTERSIL

获取价格

High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM
CDP1822CD INTERSIL

获取价格

256-Word x 4-Bit LSI Static RAM
CDP1822CD/3 ETC

获取价格

x4 SRAM
CDP1822CD3 RENESAS

获取价格

256X4 STANDARD SRAM, 500ns, CDIP22, SIDE BRAZED, DIP-22
CDP1822CDX INTERSIL

获取价格

256-Word x 4-Bit LSI Static RAM
CDP1822CE INTERSIL

获取价格

256-Word x 4-Bit LSI Static RAM
CDP1822CE RENESAS

获取价格

256X4 STANDARD SRAM, 450ns, PDIP22