5秒后页面跳转
CDCLVC1310_14 PDF预览

CDCLVC1310_14

更新时间: 2024-01-27 11:18:40
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
28页 1259K
描述
Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator

CDCLVC1310_14 数据手册

 浏览型号CDCLVC1310_14的Datasheet PDF文件第2页浏览型号CDCLVC1310_14的Datasheet PDF文件第3页浏览型号CDCLVC1310_14的Datasheet PDF文件第4页浏览型号CDCLVC1310_14的Datasheet PDF文件第5页浏览型号CDCLVC1310_14的Datasheet PDF文件第6页浏览型号CDCLVC1310_14的Datasheet PDF文件第7页 
CDCLVC1310  
www.ti.com  
SCAS917B JULY 2011REVISED FEBRUARY 2012  
Ten-Output Low-Jitter Low-Power Clock Buffer  
Check for Samples: CDCLVC1310  
1
FEATURES  
APPLICATIONS  
High-Performance Crystal Buffer With Ultralow  
Noise Floor of 169 dBc/Hz  
Wireless and Wired Infrastructure  
Networking and Data Communications  
Medical Imaging  
Additive Phase Noise/Jitter Performance Is  
25 fsRMS (Typ.)  
Portable Test and Measurement  
High-End A/V  
Operates with 3.3-V/2.5-V Core and  
3.3-V/2.5-V/1.8-V/1.5-V Output Supply  
Device inputs consist of primary, secondary  
and crystal inputs and can be selected  
manually (through pins) using the input MUX.  
The primary and secondary inputs can accept  
LVPECL, LVDS, HCSL, SSTL or LVCMOS  
signals and crystal input.  
DESCRIPTION  
The CDCLVC1310 is a highly versatile, low-jitter,  
low-power clock fanout buffer which can distribute to  
ten low-jitter LVCMOS clock outputs from one of  
three inputs, whose primary and secondary inputs  
can feature differential or single-ended signals and  
crystal input. Such a buffer is intended for use in a  
variety of mobile and wired infrastructure, data  
communication, computing, low-power medical  
imaging, and portable test and measurement  
applications. When the input is an illegal level, the  
output is at a defined state. The core can be set to  
2.5 V or 3.3 V, and output can be set to 1.5 V, 1.8 V,  
2.5 V or 3.3 V. The CDCLVC1310 can be easily  
configured through pin programming. The overall  
additive jitter performance is 25 fsRMS (typ). The  
CDCLVC1310 is packaged in a small 32-pin 5-mm ×  
5-mm QFN package.  
Crystal Frequencies Supported Are From  
8 MHz to 50 MHz  
Differential and Single-Ended Input  
Frequencies Supported Are up to 200 MHz  
10 Single-Ended LVCMOS Outputs. The  
outputs can operate at 1.5-V, 1.8-V, 2.5-V or  
3.3-V Power-Supply Voltage.  
LVCMOS Outputs Operate up to 200 MHz  
Output Skew Is 30 ps (typ)  
Total Propagation Delay Is 2 ns (typ)  
Synchronous and Glitch-Free Output  
Enable Is Available  
Offered in QFN-32 5-mm × 5-mm Package With  
Industrial Temperature Range of 40°C to 85°C  
Crystal Input Can Be Overdriven With  
LVCMOS Signal up to 50 MHz  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 20112012, Texas Instruments Incorporated  

与CDCLVC1310_14相关器件

型号 品牌 获取价格 描述 数据表
CDCLVC1310RHBR TI

获取价格

Ten-Output Low-Jitter Low-Power Clock Buffer
CDCLVD110 TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110A TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110ARHB TI

获取价格

110 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32, GREEN,
CDCLVD110ARHBR TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110ARHBRG4 TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110ARHBT TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110ARHBTG4 TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110AVF TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
CDCLVD110AVFG4 TI

获取价格

PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER