Datasheet > 驱动程序和接口 > 线路驱动器或接收器> ADN4665

ADN4665

更新时间： 2024-11-27 06:36:23

品牌	Logo	应用领域
亚德诺 - ADI		驱动器
页数	文件大小	规格书
12页	252K
描述
3 V, LVDS, Quad, CMOS Differential Line Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADN4665 数据手册

3 V, LVDS, Quad, CMOS

Differential Line Driver

ADN4665

FUNCTIONAL BLOCK DIAGRAM

FEATURES

15 kV ESD protection on output pins

400 Mbps (200 MHz) switching rates

100 ps typical differential skew

ADN4665

IN4

IN1

400 ps maximum differential skew

2 ns maximum propagation delay

3.3 V power supply

OUT4+

OUT1+

OUT1–

OUT4–

350 mV differential signaling

Low power dissipation (13 mW typical)

Interoperable with existing 5 V LVDS receivers

High impedance on LVDS outputs on power-down

Conforms to TIA/EIA-644 LVDS standards

Industrial operating temperature range: −40°C to +85°C

Available in surface-mount SOIC package and low profile

TSSOP package

OUT3–

OUT2–

OUT3+

OUT2+

IN2

IN3

GND

APPLICATIONS

Figure 1.

Backplane data transmission

Cable data transmission

Clock distribution

GENERAL DESCRIPTION

The ADN4665 is a quad-channel, CMOS, low voltage differential

signaling (LVDS) line driver offering data rates of over 400 Mbps

(200 MHz) and ultralow power consumption.

The ADN4665 also offers active high and active low enable/

disable inputs (EN and ). These inputs control all four drivers

and turn off the current outputs in the disabled state to reduce

the quiescent power consumption to typically 10 mW.

The device accepts low voltage TTL/CMOS logic signals and

converts them to a differential current output of typically ±±.5 mA

for driving a transmission medium such as a twisted pair cable.

The transmitted signal develops a differential voltage of typi-

cally ±±50 mV across a termination resistor at the receiving end.

This voltage is converted back to a TTL/CMOS logic level by an

LVDS receiver.

The ADN4665 offers a new solution to high speed, point-to-point

data transmission and offers a low power alternative to emitter-

coupled logic (ECL) or positive emitter-coupled logic (PECL).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...12

中文翻译

下载PDF

与ADN4665相关器件

型号	品牌	获取价格	描述	数据表
ADN4665ARUZ	ADI	获取价格	3 V, LVDS, Quad, CMOS Differential Line Driver
ADN4665ARUZ-REEL7	ADI	获取价格	3 V, LVDS, Quad, CMOS Differential Line Driver
ADN4665ARZ	ADI	获取价格	3 V, LVDS, Quad, CMOS Differential Line Driver
ADN4665ARZ-REEL7	ADI	获取价格	3 V, LVDS, Quad, CMOS Differential Line Driver
ADN4666	ADI	获取价格	3 V, LVDS, Quad CMOS Differential Line Receiver
ADN4666ARUZ	ADI	获取价格	3 V, LVDS, Quad CMOS Differential Line Receiver
ADN4666ARUZ-REEL7	ADI	获取价格	3 V, LVDS, Quad CMOS Differential Line Receiver
ADN4666ARZ	ADI	获取价格	3 V, LVDS, Quad CMOS Differential Line Receiver
ADN4666ARZ-REEL7	ADI	获取价格	3 V, LVDS, Quad CMOS Differential Line Receiver
ADN4667	ADI	获取价格	3 V LVDS Quad CMOS Differential Line Driver

与ADN4665相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

60

产品中心

服务支持

精选活动

关于我们

帮助中心

ADN4665

ADN4665 数据手册

与ADN4665相关器件

与ADN4665相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADN4665

ADN4665 数据手册

与ADN4665相关器件

与ADN4665相关文章

您还可以找

您在本页遇到什么问题？