5秒后页面跳转
ADN4670BSTZ PDF预览

ADN4670BSTZ

更新时间: 2024-11-20 12:32:59
品牌 Logo 应用领域
亚德诺 - ADI 时钟驱动器
页数 文件大小 规格书
12页 241K
描述
Programmable Low Voltage 1:10 LVDS Clock Driver

ADN4670BSTZ 数据手册

 浏览型号ADN4670BSTZ的Datasheet PDF文件第2页浏览型号ADN4670BSTZ的Datasheet PDF文件第3页浏览型号ADN4670BSTZ的Datasheet PDF文件第4页浏览型号ADN4670BSTZ的Datasheet PDF文件第5页浏览型号ADN4670BSTZ的Datasheet PDF文件第6页浏览型号ADN4670BSTZ的Datasheet PDF文件第7页 
Programmable Low Voltage  
1:10 LVDS Clock Driver  
ADN4670  
Data Sheet  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
Low output skew <30 ps (typical)  
CK  
Distributes one differential clock input to 10 LVDS clock  
outputs  
Programmable—one of two differential clock inputs can be  
selected (CLK0, CLK1) and individual differential clock  
outputs enabled/disabled  
SI  
11-BIT SHIFT REGISTER  
EN  
11-BIT CONTROL REGISTER  
12-BIT  
COUNTER  
10  
9876543210  
MUX  
1
Signaling rate up to 1.1 GHz (typical)  
Q9  
Q9  
2.375 V to 2.625 V power supply range  
100 mV differential input threshold  
Input common-mode range from rail-to-rail  
I/O pins fail-safe during power-down: VDD = 0 V  
Available in 32-lead LFCSP and LQFP packages  
Industrial operating temperature range: −40°C to +85°C  
0
Q8  
Q8  
CLK0  
CLK0  
0
1
Q7  
Q7  
CLK1  
CLK1  
MUX  
Q6  
Q6  
APPLICATIONS  
Q5  
Q5  
Clock distribution networks  
Q4  
Q4  
Q3  
Q3  
Q2  
Q2  
Q1  
Q1  
Q0  
Q0  
Figure 1.  
GENERAL DESCRIPTION  
The ADN4670 is a low voltage differential signaling (LVDS)  
clock driver that expands a differential clock input signal to  
10 differential clock outputs. The device is programmable  
using a simple serial interface, so that one of two clock inputs  
first 10 bits determine which outputs are enabled (0 = disabled,  
1 = enabled), while the 11th bit selects the clock input (0 =  
CLK0, 1 = CLK1). A 12th clock pulse transfers data from the  
shift register to the control register.  
CLK0  
CLK1  
can be selected (CLK0/  
or CLK1/  
) and any of the  
The ADN4670 is fully specified over the industrial temperature  
range and is available in a 32-lead LFCSP and LQFP packages.  
Q0  
Q9  
differential outputs (Q0/ to Q9/ ) can be enabled or  
disabled (tristated). The ADN4670 is designed for use in 50 Ω  
transmission line environments.  
When the enable input EN is high, the device may be pro-  
grammed by clocking 11 data bits into the shift register. The  
Rev. A  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rightsof third parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks andregisteredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
www.analog.com  
Fax: 781.461.3113 ©2010–2012 Analog Devices, Inc. All rights reserved.  
 
 
 
 

与ADN4670BSTZ相关器件

型号 品牌 获取价格 描述 数据表
ADN4670BSTZ-REEL7 ADI

获取价格

Programmable Low Voltage 1:10 LVDS Clock Driver
ADN4680E ADI

获取价格

250 Mbps, Half-Duplex, Quad M-LVDS Transceivers
ADN4680EBCPZ ADI

获取价格

250 Mbps, Half-Duplex, Quad M-LVDS Transceivers
ADN4680EBCPZ-RL ADI

获取价格

250 Mbps, Half-Duplex, Quad M-LVDS Transceivers
ADN4690E ADI

获取价格

3.3 V, 200 Mbps, Half- and Full-Duplex
ADN4690EBRZ ADI

获取价格

3.3 V, 100 Mbps, Half-Duplex, High Speed M-LVDS Transceiver with Type 1 Receiver
ADN4690EBRZ-RL7 ADI

获取价格

3.3 V, 100 Mbps, Half-Duplex, High Speed M-LVDS Transceiver with Type 1 Receiver
ADN4691E ADI

获取价格

3.3 V, 100 Mbps, Half- and Full-Duplex
ADN4691EBRZ ADI

获取价格

3.3 V, 200 Mbps, Half- and Full-Duplex
ADN4691EBRZ-RL7 ADI

获取价格

3.3 V, 200 Mbps, Half- and Full-Duplex