5秒后页面跳转
9ZX21901D PDF预览

9ZX21901D

更新时间: 2023-12-20 18:45:08
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
19页 608K
描述
Enhanced DB1900Z Compliant 19-Output Buffer

9ZX21901D 数据手册

 浏览型号9ZX21901D的Datasheet PDF文件第6页浏览型号9ZX21901D的Datasheet PDF文件第7页浏览型号9ZX21901D的Datasheet PDF文件第8页浏览型号9ZX21901D的Datasheet PDF文件第10页浏览型号9ZX21901D的Datasheet PDF文件第11页浏览型号9ZX21901D的Datasheet PDF文件第12页 
Electrical Characteristics – Filtered Phase Jitter Parameters - PCIe Common Clocked  
(CC) Architectures  
Over specified temperature and voltage ranges unless otherwise indicated. See Test Loads for Loading Conditions  
INDUSTRY  
PARAMETER  
SYMBOL  
CONDITIONS  
PCIe Gen 1  
MIN  
TYP  
18  
MAX  
30  
UNITS  
Notes  
1,2,3  
LIMIT  
86  
tjphPCIeG1-CC  
ps (p-p)  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
(PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)  
ps  
(rms)  
0.4  
0.8  
3
1,2  
tjphPCIeG2-CC  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
(PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)  
ps  
(rms)  
1.6  
3.1  
Phase Jitter,  
PLL Mode  
1.1  
1,2  
1,2  
PCIe Gen 3  
ps  
(rms)  
0.40  
1
tjphPCIeG3-CC  
0.28  
(PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)  
PCIe Gen 4  
ps  
(rms)  
0.40  
0.5  
tjphPCIeG4-CC  
0.28  
0.1  
1,2  
1,2  
(PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)  
tjphPCIeG1-CC  
PCIe Gen 1  
0.1  
ps (p-p)  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
(PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)  
ps  
(rms)  
0.1  
0.1  
1,2,4  
1,2,4  
tjphPCIeG2-CC  
Additive Phase Jitter,  
Bypass mode  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
(PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)  
n/a  
ps  
(rms)  
0.105  
0.13  
PCIe Gen 3  
ps  
(rms)  
tjphPCIeG3-CC  
0.1  
0.1  
0.1  
0.1  
1,2,4  
1,2,4  
(PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)  
PCIe Gen 4  
ps  
(rms)  
tjphPCIeG4-CC  
(PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)  
1 Applies to all outputs,, when driven by 9SQL4958 or equivalent  
2 Based on PCIe Base Specification Rev4.0 version 0.7 draft. See http://www.pcisig.com for latest specifications.  
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.  
4 For RMS values additive jitter is calculated by solving the following equation for b [a^2+b^2=c^2] where a is rms input jitter and c is rms total jitter.  
APRIL 17, 2018  

与9ZX21901D相关器件

型号 品牌 获取价格 描述 数据表
9ZX21901DKLF IDT

获取价格

19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI
9ZX21901DKLFT IDT

获取价格

19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI
9ZXL0451E RENESAS

获取价格

4-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer
9ZXL0631E IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0631E RENESAS

获取价格

6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer
9ZXL0631EKILF IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0631EKILFT IDT

获取价格

6-Output DB800ZL Derivative for PCIe Gen1–4
9ZXL0632E IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–
9ZXL0632E RENESAS

获取价格

6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection
9ZXL0632EKILF IDT

获取价格

6-Output DB800ZL Derivat ive for PCIe Gen1–