Datasheet > 9ZX21901D

9ZX21901D

更新时间： 2023-12-20 18:45:08

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
19页	608K
描述
Enhanced DB1900Z Compliant 19-Output Buffer

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9ZX21901D 数据手册

9ZX21901D DATASHEET

Electrical Characteristics – DIF HCSL/LP-HCSL Outputs

Over specified temperature and voltage ranges unless otherwise indicated. See Test Loads for Loading Conditions

INDUSTRY

PARAMETER

SYMBOL

dV/dt

CONDITIONS

MIN

1.5

TYP MAX

UNITS NOTES

LIMIT

0.6 - 4

1150

-300

V/ns

Slew rate

Slew rate matching

Max Voltage

Scope averaging on

2.2

7.3

772

3.0

842

1,2,3

1,2,4,7

7,8

dV/dt

Slew rate matching, Scope averaging on

Measurement on single ended signal using

absolute value. (Scope averaging off)

Vmax

Vmin

719

310

Min Voltage

7,8

Crossing Voltage (abs)

Vcross_abs

Scope averaging off

367

400

250 - 550

140

1,5,7

1,6,7

Crossing Voltage (var)

-Vcross

Scope averaging off

¹Guaranteed by design and characterization, not 100% tested in production.

²Measured from differential waveform

³Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around

differential 0V.

⁴Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the

average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the

oscilloscope is to use for the edge rate calculations.

⁵Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e.

Clock rising and Clock# falling).

⁶The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute)

allowed. The intent is to limit Vcross induced modulation by setting ꢀ-Vcross to be smaller than Vcross absolute.

⁷At default SMBus settings.

⁸If driving a receiver with input terminations, the Vmax and Vmin values will be halved.

APRIL 17, 2018

19-OUTPUT DB1900Z FOR PCIE GEN1-4 AND QPI/UPI

1...4 5 678 9 10...19

下载PDF

与9ZX21901D相关器件

型号	品牌	描述	获取价格	数据表
9ZX21901DKLF	IDT	19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI	获取价格
9ZX21901DKLFT	IDT	19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI	获取价格
9ZXL0451E	RENESAS	4-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer	获取价格
9ZXL0631E	IDT	6-Output DB800ZL Derivative for PCIe Gen1â4	获取价格
9ZXL0631E	RENESAS	6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer	获取价格
9ZXL0631EKILF	IDT	6-Output DB800ZL Derivative for PCIe Gen1â4	获取价格