5秒后页面跳转
捷配首页

Datasheet > 8SLVP1204
8SLVP1204 PDF预览

8SLVP1204

更新时间： 2024-02-02 17:52:27
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
24页 580K
描述
LVPECL Output Fanout Buffer

阅读下载

获取价格

8SLVP1204 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：VFQFPN
包装说明：HQCCN, LCC16,.12SQ,20针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.72
其他特性：ALSO OPERATES AT 2.97 TO 3.63 V AND 3.135 TO 3.465 V SUPPLY系列：8SLVP
输入调节：DIFFERENTIAL MUXJESD-30 代码：S-XQCC-N16
JESD-609代码：e3长度：3 mm
逻辑集成电路类型：LOW SKEW CLOCK DRIVER湿度敏感等级：3
功能数量：1反相输出次数：
端子数量：16实输出次数：8
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：HQCCN
封装等效代码：LCC16,.12SQ,20封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG峰值回流温度（摄氏度）：260
电源：2.5/3.3 VProp。Delay @ Nom-Sup：0.32 ns
传播延迟（tpd）：0.325 ns认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.03 ns座面最大高度：1.05 mm
子类别：Clock Drivers最大供电电压 (Vsup)：2.625 V
最小供电电压 (Vsup)：2.375 V标称供电电压 (Vsup)：2.5 V
表面贴装：YES温度等级：INDUSTRIAL
端子面层：MATTE TIN端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：3 mm
Base Number Matches：1

8SLVP1204 数据手册

 浏览型号8SLVP1204的Datasheet PDF文件第4页浏览型号8SLVP1204的Datasheet PDF文件第5页浏览型号8SLVP1204的Datasheet PDF文件第6页浏览型号8SLVP1204的Datasheet PDF文件第8页浏览型号8SLVP1204的Datasheet PDF文件第9页浏览型号8SLVP1204的Datasheet PDF文件第10页 
8SLVP1204 DATASHEET  
NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the  
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications  
after thermal equilibrium has been reached under these conditions.  
NOTE 2. Measured from the differential input crossing point to the differential output crosspoint.  
NOTE 3. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross  
point.  
NOTE 4. This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 5. Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature  
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross  
point.  
NOTE 6. Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.  
NOTE 7. For single-ended LVCMOS input applications, refer to the Applications section Wiring the Differential Input Levels to Accept Sin-  
gle-ended Levels (Figures 1 and 2).  
NOTE 8. VIL should not be less than -0.3V. VIH should not be higher than VCC  
NOTE 9. Common mode input voltage is defined as the crosspoint.  
.
1
Table 5B. AC Electrical Characteristics, V = 3.3V ±10%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum Units  
Input  
PCLK[0:1],  
fREF  
2
GHz  
V/ns  
ps  
Frequency nPCLK[0:1]  
Input2  
PCLK[0:1],  
V/t  
1.5  
Edge Rate nPCLK[0:1]  
PCKx, nPCLKx to any Qx, nQx  
for VPP = 0.1V or 0.3V  
tPD  
Propagation Delay3  
120  
230  
325  
tsk(o)  
tsk(i)  
Output Skew4 5  
Input Skew4  
6
6
7
30  
55  
ps  
ps  
ps  
ps  
ps  
dB  
V
tsk(p)  
tsk(pp)  
tR / tF  
Pulse Skew  
Part-to-Part Skew4 6  
fREF = 100MHz  
25  
200  
200  
Output Rise/ Fall Time  
20% to 80%  
fREF = 100MHz  
fREF < 1.5 GHz  
fREF > 1.5 GHz  
35  
MUXISOLATION Mux Isolation7  
77  
0.1  
0.2  
1.0  
0.8  
0.45  
0.4  
0.9  
1.5  
1.5  
Peak-to-Peak Input  
Voltage8  
VPP  
V
VCC – 0.6  
VCC – 0.6  
1.0  
V
Common Mode Input  
Voltage7 9 10  
VCMR  
VO(pp)  
VPP = > 247mV  
V
V
CC = 3.3V, fREF 2GHz  
VCC = 2.5V, fREF 2GHz  
CC = 3.3V, fREF 2GHz  
VCC = 2.5V, fREF 2GHz  
0.75  
0.65  
1.5  
V
Output Voltage Swing,  
Peak-to-Peak  
1.0  
V
Differential Output  
Voltage Swing,  
Peak-to-Peak  
V
2.0  
V
VDIFF_OUT  
0.8  
1.3  
2.0  
V
NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the  
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications  
after thermal equilibrium has been reached under these conditions.  
NOTE 2. Input Edge Rate is the slope of Δv/Δt at the crosspoint of the differential pair signals. Δt is measured with ΔV = 300mV on one  
of the single-ended input pair signals.  
NOTE 3. Measured from the differential input crossing point to the differential output crosspoint.  
NOTE 4. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross  
point.  
NOTE 5. This parameter is defined in accordance with JEDEC Standard 65  
IDT8SLVP1204 SEPTEMBER 13, 2018  
7
©2018 Integrated Device Technology, Inc.  
1...45678910...24

下载PDF

与8SLVP1204相关器件

型号 品牌 描述 获取价格 数据表
8SLVP1204_18 IDT LVPECL Output Fanout Buffer

获取价格
8SLVP1204ANLGI IDT LVPECL Output Fanout Buffer

获取价格
8SLVP1204ANLGI8 IDT LVPECL Output Fanout Buffer

获取价格
8SLVP1208 RENESAS 2:8,LVPECL Output Fanout Buffer

获取价格
8SLVP1212ANLGI IDT Low Phase Noise, 1-to-12, 3.3V, 2.5V LVPECL Output Fanout Buffer

获取价格
8SLVP1212ANLGI/W IDT Low Phase Noise, 1-to-12, 3.3V, 2.5V LVPECL Output Fanout Buffer

获取价格

与8SLVP1204相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证