Datasheet > 8SLVP2102I

8SLVP2102I

更新时间： 2024-01-19 14:38:12

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
23页	956K
描述
Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8SLVP2102I 数据手册

Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V IDT8SLVP2102I

LVPECL Output Fanout Buffer

DATASHEET

General Description

Features

The IDT8SLVP2102I is a high-performance differential LVPECL

fanout buffer. The device is designed for the fanout of high-frequency,

very low additive phase-noise clock and data signals. The

IDT8SLVP2102I is characterized to operate from a 3.3V or 2.5V

power supply. Guaranteed output-to-output and part-to-part skew

characteristics make the IDT8SLVP2102I ideal for those clock

distribution applications demanding well-defined performance and

repeatability. Two selectable differential inputs and four low skew

outputs are available. The integrated bias voltage reference enables

easy interfacing of single-ended signals to the device inputs. The

device is optimized for low power consumption and low additive

phase noise.

• Two low skew, low additive jitter LVPECL output pairs

• Two selectable, differential clock input pairs

• Differential pairs can accept the following differential input

levels: LVDS, LVPECL, CML

• Maximum input clock frequency: 2GHz

• Output skew: 5ps (typical)

• Propagation delay: 225ps (maximum)

• Low additive phase jitter, RMS, f_REF= 156.25MHz, V_PP= 1V,

12kHz – 20MHz: 36fs (maximum)

• Full 3.3V and 2.5V supply voltage

• Maximum device current consumption (I_EE): 56mA (maximum)

• Available in lead-free (RoHS 6), 16-Lead VFQFN package

• -40°C to 85°C ambient operating temperature

• Accept single-ended LVCMOS levels. See Applications section

• Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also

accept single-ended LVCMOS levels. See Applications section

Wiring the Differential Input Levels to Accept Single-ended Levels

(Figure 1A and Figure 1B)

Block Diagram

Pin Assignment

V_CC

QA0

nQA0

12 11 10

VREF

QB0

nQB0

QB1

PCLKA

nPCLKA

PCLKA

V^CC

QA1

nQA1

nQB1

V_CC

QB0

nQB0

PCLKB

IDT8SLVP2102I

16-Lead VFQFN

3.0mm x 3.0mm x 0.925mm package body

nPCLKB

QB1

nQB1

NL Package

Top View

Voltage

V_REF

Reference

IDT8SLVP2102ANLGI REVISION B FEBRUARY 26, 2014

12 3 4 5 6 7...23

中文翻译

下载PDF

与8SLVP2102I相关器件

型号	品牌	获取价格	描述	数据表
8SLVP2104I	RENESAS	获取价格	Dual 1:4, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2106I	RENESAS	获取价格	Dual 1:6, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108_16	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI/W	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI8	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108I	RENESAS	获取价格	Dual 1:8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVS1118	IDT	获取价格	LVDS/ LVPECL Fanout Buffer
8SLVS1118	RENESAS	获取价格	1:18, 2.5V, 3.3V Selectable LVPECL or LVDS Fanout Buffer

与8SLVP2102I相关文章

共享储能电站：数据驱动与政策引领下的黄金机遇
2024-06-26

11
US1M数据手册解读：产品特性、替换型号推荐
2024-06-26

4
解析BAV99LT1G手册：参数分析、替换型号推荐
2024-06-26

4
解读BSS138PW数据手册：产品特性、电气参数及替换型号推荐
2024-06-26

6

产品中心

服务支持

精选活动

关于我们

帮助中心

8SLVP2102I

8SLVP2102I 数据手册

与8SLVP2102I相关器件

与8SLVP2102I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

8SLVP2102I

8SLVP2102I 数据手册

与8SLVP2102I相关器件

与8SLVP2102I相关文章

您还可以找

您在本页遇到什么问题？