8SLVP2108I PDF预览

8SLVP2108I

更新时间: 2025-09-22 14:58:19
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
23页 1082K
描述
Dual 1:8, 3.3V, 2.5V LVPECL Output Fanout Buffer

8SLVP2108I 数据手册

 浏览型号8SLVP2108I的Datasheet PDF文件第2页浏览型号8SLVP2108I的Datasheet PDF文件第3页浏览型号8SLVP2108I的Datasheet PDF文件第4页浏览型号8SLVP2108I的Datasheet PDF文件第5页浏览型号8SLVP2108I的Datasheet PDF文件第6页浏览型号8SLVP2108I的Datasheet PDF文件第7页 
Low Phase Noise, Dual 1-to-8, 3.3V,  
2.5V LVPECL Output Fanout Buffer  
8SLVP2108  
Datasheet  
Description  
Features  
The 8SLVP2108 is a high-performance differential dual 1:8  
LVPECL fanout buffer. The device is designed for the fanout of  
high-frequency, very low additive phase-noise clock and data  
signals.  
Two 1:8, low skew, low additive jitter LVPECL fanout buffers  
Two differential clock inputs  
Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can  
accept the following differential input levels: LVDS, LVPECL,  
CML  
The 8SLVP2108 is characterized to operate from a 3.3V or 2.5V  
power supply. Guaranteed output-to-output and part-to-part skew  
characteristics make the 8SLVP2108 ideal for those clock  
distribution applications demanding well-defined performance and  
repeatability. Two independent buffers with eight low skew outputs  
each are available. The integrated bias voltage references enable  
easy interfacing of single-ended signals to the device inputs. The  
device is optimized for low power consumption and low additive  
phase noise.  
Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can  
also accept single-ended LVCMOS levels. See Applications  
section Wiring the Differential Input Levels to Accept  
Single-ended Levels (Figure 1A and Figure 1B).  
Maximum input clock frequency: 2GHz  
Output bank skew: 15ps (typical)  
Propagation delay: 390ps (maximum)  
Low additive phase jitter, RMS: 54fs (maximum)  
(fREF = 156.25MHz, VPP = 1V, 12kHz – 20MHz, VCC = 3.3V)  
Full 3.3V and 2.5V supply voltage  
Maximum device current consumption (IEE): 143mA  
Available in Lead-free (RoHS 6), 48-Lead VFQFN package  
Supports case temperature 105°C operations  
-40°C to 85°C ambient operating temperature  
Block Diagram  
QA0  
nQA0  
QA1  
nQA1  
V
CC  
QA2  
nQA2  
PCLKA  
Pin Assignments  
nPCLKA  
  
  
  
  
  
  
  
  
36 35 34 33 32 31 30 29 28 27 26 25  
VCC  
37  
38  
39  
40  
24 VCC  
nQA4  
QA4  
QB3  
nQB3  
QB4  
23  
22  
Voltage  
Reference  
VREFA  
QA7  
nQA7  
21 nQA3  
8SLVP2108  
nQB4  
20  
19  
18  
17  
16  
QA3  
nQA2  
QA2  
41  
42  
43  
44  
45  
46  
48-lead VFQFN  
QB0  
nQB0  
QB5  
nQB5  
7mm x 7mm x 0.8mm  
package body  
QB6  
nQB6  
QB7  
nQA1  
QA1  
QB1  
NL Package  
Top View  
nQB1  
15 nQA0  
V
CC  
QA0  
14  
47  
48  
1
QB2  
nQB7  
VCC  
13 VCC  
2 3 4 5 6 7 8 9 10 11 12  
nQB2  
PCLKB  
nPCLKB  
  
  
  
  
  
  
  
  
Voltage  
Reference  
VREFB  
QB7  
nQB7  
1
January 15, 2019  

与8SLVP2108I相关器件

型号 品牌 获取价格 描述 数据表
8SLVP2108_16 IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVS1118 IDT

获取价格

LVDS/ LVPECL Fanout Buffer
8SLVS1118 RENESAS

获取价格

1:18, 2.5V, 3.3V Selectable LVPECL or LVDS Fanout Buffer
8SLVS1118NLGI IDT

获取价格

LVDS/ LVPECL Fanout Buffer
8SLVS1118NLGI8 IDT

获取价格

LVDS/ LVPECL Fanout Buffer
8SOIC SMSC

获取价格

8 PIN SOIC PACKAGE OUTLINE
8SP208 ETC

获取价格

ALARM CONTROL PANEL
8SP36-01-1-03N-F GRAYHILL

获取价格

Rotary Switch, 3 Positions, SP3T, Maintained, 0.25A, 28VDC, 12 PCB Hole Cnt, Solder Termin
8SP36-01-1-04N-F GRAYHILL

获取价格

Rotary Switch, 4 Positions, SP4T, Maintained, 0.25A, 28VDC, 12 PCB Hole Cnt, Solder Termin
8SP36-02-1-05S-F GRAYHILL

获取价格

Rotary Switch, 5 Positions, DP5T, Maintained, 0.25A, 28VDC, 12 PCB Hole Cnt, Solder Termin