5秒后页面跳转
8SLVP2104I PDF预览

8SLVP2104I

更新时间: 2023-12-20 18:44:55
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
24页 1446K
描述
Dual 1:4, 3.3V, 2.5V LVPECL Output Fanout Buffer

8SLVP2104I 数据手册

 浏览型号8SLVP2104I的Datasheet PDF文件第2页浏览型号8SLVP2104I的Datasheet PDF文件第3页浏览型号8SLVP2104I的Datasheet PDF文件第4页浏览型号8SLVP2104I的Datasheet PDF文件第5页浏览型号8SLVP2104I的Datasheet PDF文件第6页浏览型号8SLVP2104I的Datasheet PDF文件第7页 
Low Phase Noise, Dual 1-to-4, 3.3V, 2.5V  
LVPECL Output Fanout Buffer  
8SLVP2104  
Datasheet  
Description  
Features  
The 8SLVP2104I is a high-performance differential dual LVPECL  
fanout buffer. The device is designed for the fanout of high-frequency,  
very low additive phase-noise clock and data signals.  
Two 1:4, low skew, low additive jitter LVPECL output pairs  
Two differential clock input pairs  
Differential pairs can accept the following differential input  
The 8SLVP2104I is characterized to operate from a 3.3V or 2.5V  
power supply. Guaranteed output-to-output and part-to-part skew  
characteristics make the 8SLVP2104I ideal for those clock  
distribution applications demanding well-defined performance and  
repeatability. Two selectable differential inputs and four low skew  
outputs are available. The integrated bias voltage reference enable  
easy interfacing of single-ended signals to the device inputs. The  
device is optimized for low power consumption and low additive  
phase noise.  
levels: LVDS, LVPECL, CML  
Maximum input clock frequency: 2GHz  
Output skew: 8ps (typical)  
Propagation delay: 270ps (maximum)  
Low additive phase jitter, RMS: 47fs (maximum)  
Full 3.3V and 2.5V supply voltage  
Maximum device current consumption (IEE): 93mA (maximum)  
Available in lead-free (RoHS 6), 28-Lead VFQFN package  
-40°C to 85°C ambient operating temperature  
Supports case temperature 105°C operations  
Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also  
accept single-ended LVCMOS levels. See Applications section  
Wiring the Differential Input Levels to Accept Single-ended Levels  
(Figure 1A and Figure 1B).  
Block Diagram  
Pin Assignments  
QA0  
nQA0  
21 20 19 18 17 16 15  
V
CC  
QB0 22  
VEE  
14  
QA1  
nQA1  
nQB0 23  
13 nQA0  
12 QA0  
PCLKA  
nPCLKA  
24  
QB1  
QA2  
nQA2  
nQB1 25  
VREFA  
11  
26  
10 nPCLKA  
QB2  
QA3  
nQA3  
27  
nQB2  
PCLKA  
VCC  
9
8
Voltage  
Reference  
VCC 28  
VREFA  
1
2
3
4
5
6
7
QB0  
nQB0  
V
CC  
QB1  
nQB1  
8SLVP2104I  
28-VFQFN  
PCLKB  
nPCLKB  
QB2  
5mm x 5mm x 0.75mm package body  
NB Package  
nQB2  
QB3  
nQB3  
Top View  
Voltage  
Reference  
VREFB  
1
January 15, 2019  

与8SLVP2104I相关器件

型号 品牌 获取价格 描述 数据表
8SLVP2106I RENESAS

获取价格

Dual 1:6, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108 IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108_16 IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI/W IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108ANLGI8 IDT

获取价格

Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108I RENESAS

获取价格

Dual 1:8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVS1118 IDT

获取价格

LVDS/ LVPECL Fanout Buffer
8SLVS1118 RENESAS

获取价格

1:18, 2.5V, 3.3V Selectable LVPECL or LVDS Fanout Buffer
8SLVS1118NLGI IDT

获取价格

LVDS/ LVPECL Fanout Buffer