Datasheet > 8SLVP2102I

8SLVP2102I

更新时间： 2023-12-20 18:45:29

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
23页	1369K
描述
Dual 1:2, 3.3V, 2.5V LVPECL Output Fanout Buffer

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8SLVP2102I 数据手册

Low Phase Noise, Dual 1-to-2, 3.3V,

2.5V LVPECL Output Fanout Buffer

8SLVP2102

Datasheet

Description

Features

The 8SLVP2102 is a high-performance differential LVPECL fanout

buffer. The device is designed for the fanout of high-frequency, very

low additive phase-noise clock and data signals. The 8SLVP2102 is

characterized to operate from a 3.3V or 2.5V power supply.

Guaranteed output-to-output and part-to-part skew characteristics

make the 8SLVP2102 ideal for those clock distribution applications

demanding well-defined performance and repeatability.

• Two low skew, low additive jitter LVPECL output pairs

• Two selectable, differential clock input pairs

• Differential pairs can accept the following differential input

levels: LVDS, LVPECL, CML

• Maximum input clock frequency: 2GHz

• Output skew: 5ps (typical)

• Propagation delay: 225ps (maximum)

Two selectable differential inputs and four low skew outputs are

available. The integrated bias voltage reference enables easy

interfacing of single-ended signals to the device inputs. The device is

optimized for low power consumption and low additive phase noise.

• Low additive phase jitter, RMS, f_REF= 156.25MHz, V_PP= 1V,

12kHz – 20MHz: 36fs (maximum)

• Full 3.3V and 2.5V supply voltage

• Maximum device current consumption (I_EE): 56mA (maximum)

• Available in lead-free (RoHS 6), 16-Lead VFQFPN package

• -40°C to 85°C ambient operating temperature

• Supports case temperature ≤105°C operations

• Accepts single-ended LVCMOS levels. See Applications section

• Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also

accept single-ended LVCMOS levels. See Applications section

Wiring the Differential Input Levels to Accept Single-ended Levels

(Figure 1A and Figure 1B)

Pin Assignment

Block Diagram

V_CC

12 11 10

QA0

nQA0

VREF

QB0

nQB0

QB1

nPCLKA

PCLKA

V^CC

PCLKA

nPCLKA

QA1

nQA1

nQB1

V_CC

QB0

nQB0

8SLVP2102

16-Lead VFQFPN

3.0mm x 3.0mm x 0.925mm package body

PCLKB

nPCLKB

QB1

nQB1

NL Package

Top View

Voltage

V_REF

Reference

March 13, 2018

12 3 4 5 6 7...23

下载PDF

与8SLVP2102I相关器件

型号	品牌	描述	获取价格	数据表
8SLVP2104I	RENESAS	Dual 1:4, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格
8SLVP2106I	RENESAS	Dual 1:6, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格
8SLVP2108	IDT	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格
8SLVP2108_16	IDT	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格
8SLVP2108ANLGI	IDT	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格
8SLVP2108ANLGI/W	IDT	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer	获取价格