Datasheet > 8SLVP1212I

8SLVP1212I

更新时间： 2023-12-20 18:45:10

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
24页	1031K
描述
2:12,3.3V,2.5V LVPECL Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8SLVP1212I 数据手册

Low Phase Noise, 1-to-12, 3.3V, 2.5V

LVPECL Output Fanout Buffer

8SLVP1212

DATASHEET

Description

Features

The 8SLVP1212 is a high-performance, 12 output differential

LVPECL fanout buffer. The device is designed for the fanout of

high-frequency, very low additive phase-noise clock and datasignals.

The 8SLVP1212 is characterized to operate from a 3.3V and 2.5V

power supply. Guaranteed output-to-output and part-to-part skew

characteristics make the 8SLVP1212 ideal for those clock distribution

applications demanding well-defined performance and repeatability.

Two selectable differential inputs and twelve low skew outputs are

available. The integrated bias voltage generators enables easy

interfacing of single-ended signals to the device inputs. The device is

optimized for low power consumption and low additive phase noise.

• Twelve low skew, low additive jitter LVPECL outputs

• Two selectable, differential clock inputs

• Differential pairs can accept the following differential input

levels: LVDS, LVPECL, CML

• Maximum input clock frequency: 2GHz

• LVCMOS interface levels for the control input (input select)

• Output skew: 33ps (maximum)

• Propagation delay: 550ps (maximum)

• Low additive phase jitter, RMS at f_REF= 156.25MHz, V_PP= 1V,

12kHz–20MHz: 60fs (maximum)

• Full 3.3V and 2.5V supply voltage

• Device current consumption (I_EE): 131mA (maximum)

• Available in Lead-free (RoHS 6), 40-VFQFPN package

• -40°C to +85°C ambient operating temperature

• Differential PCLK0, nPCLK0 and PCLK1, nPCLK1 pairs can also

accept single-ended LVCMOS levels. See Applications section

Wiring the Differential Input Levels to Accept Single-ended Levels

(Figure 1A and Figure 1B)

Block Diagram

nQ0

• Supports PCI Express Gen1–5

nQ1

Pin Assignment

nQ2

nQ3

30 29 28 27 26 25 24 23 22 21

PCLK0

nPCLK0

Q8 32

nQ8 33

Q9 34

nQ9 35

Q10 36

nQ10 37

Q11 38

nQ11 39

19 nQ3

18 Q3

17 nQ2

16 Q2

15 nQ1

14 Q1

13 nQ0

12 Q0

nQ4

nQ5

f_REF

nQ6

nQ7

PCLK1

nPCLK1

7 8 9 10

nQ8

nQ9

SEL

Q10

8SLVP1212

40-VFQFPN

6 x 6 x 0.9 mm package body,

Top View

nQ10

Voltage

Reference

V_REF

Q11

nQ11

R31DS0036EU0300 MAY 20, 2021

12 3 4 5 6 7...24

中文翻译

下载PDF

与8SLVP1212I相关器件

型号	品牌	获取价格	描述	数据表
8SLVP2102	IDT	获取价格	2.5V LVPECL Output Fanout Buffer
8SLVP2102ANLGI	IDT	获取价格	Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2102ANLGI/W	IDT	获取价格	Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2102ANLGI8	IDT	获取价格	Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2102I	IDT	获取价格	Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2102I	RENESAS	获取价格	Dual 1:2, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2104I	RENESAS	获取价格	Dual 1:4, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2106I	RENESAS	获取价格	Dual 1:6, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer
8SLVP2108_16	IDT	获取价格	Low Phase Noise, Dual 1-to-8, 3.3V, 2.5V LVPECL Output Fanout Buffer

与8SLVP1212I相关文章

ATA6621N数据手册解读：产品特性、引脚图信息、电气参数
2024-06-18

2
一文AO3400引脚图、参数、产品特性
2024-06-18

1
数据手册解读：MB10S引脚说明、电气参数
2024-06-17

4
2N7002K资料解读：产品特性和型号推荐
2024-06-17

3

产品中心

服务支持

精选活动

关于我们

帮助中心

8SLVP1212I

8SLVP1212I 数据手册

与8SLVP1212I相关器件

与8SLVP1212I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

8SLVP1212I

8SLVP1212I 数据手册

与8SLVP1212I相关器件

与8SLVP1212I相关文章

您还可以找

您在本页遇到什么问题？