Datasheet > 8430BYI-71T

8430BYI-71T

更新时间： 2024-11-11 19:44:19

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
16页	167K
描述
PLL/Frequency Synthesis Circuit

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

8430BYI-71T 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	风险等级：	5.92
Base Number Matches：	1

8430BYI-71T 数据手册

PRELIMINARY

ICS8430BI-71

Integrated

Circuit

Systems, Inc.

700MHZ, LOW JITTER, CRYSTAL INTERFACE/

LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION

FEATURES

The ICS8430BI-71 is a general purpose, dual out- • Dual differential 3.3V LVPECL outputs

ICS

HiPerClockS™

put Crystal/LVCMOS-to-3.3V Differential LVPECL

• Selectable crystal oscillator interface

or LVCMOS TEST_CLK

High Frequency Synthesizer and a member of the

HiPerClockS™family of High Performance Clock

Solutions from ICS.The ICS8430BI-71 has a se-

• Output frequency up to 700MHz

lectable crystal oscillator interface or LVCMOS TEST_CLK.

The VCO operates at a frequency range of 250MHz to

700MHz. With the output configured to divide the VCO

frequency by 2, output frequency steps as small as 2MHz

can be achieved using a 16MHz crystal or test clock. Output

frequencies up to 700MHz can be programmed using the

serial or parallel interfaces to the configuration logic.The low

jitter and frequency range of the ICS8430BI-71 make it an

ideal clock generator for most clock tree applications.

• Crystal input frequency range: 12MHz to 27MHz

• VCO range: 250MHz to 700MHz

• Parallel or serial interface for programming counter

and output dividers

• RMS period jitter: 9ps (maximum)

• Cycle-to-cycle jitter: 25ps (maximum)

• 3.3V supply voltage

• -40°C to 85°C ambient operating temperature

• Available in both standard and lead-free RoHS compliant

packages

BLOCK DIAGRAM

PIN ASSIGNMENT

VCO_SEL

XTAL_SEL

32 31 30 29 28 27 26 25

XTAL_OUT

TEST_CLK

XTAL_SEL

V^CCA

TEST_CLK

XTAL_IN

ICS8430BI-71

OSC

S_LOAD

S_DATA

S_CLOCK

XTAL_OUT

÷ 16

V^EE

10 11 12 13 14 15 16

PLL

PHASE DETECTOR

VCO

FOUT0

nFOUT0

FOUT1

nFOUT1

÷ N

32-Lead LQFP

÷ M

7mm x 7mm x 1.4mm package body

÷ 2

Y Package

TopView

S_LOAD

S_DATA

S_CLOCK

nP_LOAD

CONFIGURATION

INTERFACE

LOGIC

TEST

M0:M8

N0:N2

The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial

product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

8430BYI-71

www.icst.com/products/hiperclocks.html

REV.A FEBRUARY 17, 2006

12 3 4 5 6 7...16

中文翻译

下载PDF

与8430BYI-71T相关器件

型号	品牌	获取价格	描述	数据表
8430DY-111	IDT	获取价格	Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40
8430DY-111LF	IDT	获取价格	Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40
8430DY-111LFT	IDT	获取价格	Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40
8430DY-111T	IDT	获取价格	Clock Driver, 8430 Series, 2 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40
8430S07AKILF	IDT	获取价格	Clock Generator for Cavium Processors
8430S07AKILFT	IDT	获取价格	Clock Generator for Cavium Processors
8430S10AYI-02LFT	IDT	获取价格	Processor Specific Clock Generator, 133.333MHz, PQFP48, 7 X 7 MM, 1 MM HEIGHT, ROHS COMPLI
8430S10BYI-02LF	IDT	获取价格	Clock Generator for Cavium Processors
8430S10BYI-02LFT	IDT	获取价格	Clock Generator for Cavium Processors
8430S10BYI-03LF	IDT	获取价格	Clock Generator for Cavium Processors

与8430BYI-71T相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

8430BYI-71T

8430BYI-71T 技术参数

8430BYI-71T 数据手册

与8430BYI-71T相关器件

与8430BYI-71T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

8430BYI-71T

8430BYI-71T 技术参数

8430BYI-71T 数据手册

与8430BYI-71T相关器件

与8430BYI-71T相关文章

您还可以找

您在本页遇到什么问题？