Datasheet > 843101AG-312

843101AG-312

更新时间： 2024-11-11 20:07:07

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
14页	631K
描述
PLL/Frequency Synthesis Circuit

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

843101AG-312 技术参数

是否Rohs认证：	不符合	生命周期：	Active
Reach Compliance Code：	not_compliant	风险等级：	5.88
Base Number Matches：	1

843101AG-312 数据手册

ADVANCE INFORMATION

ICS843101-312

Integrated

Circuit

FEMTOCLOCKS™ C RYSTAL-TO-LVPECL

Systems, Inc.

312.5MHZ FREQUENCY MARGINING SYNTHESIZER

GENERAL DESCRIPTION

FEATURES

• One 312.5MHz nominal LVPECL output

The ICS843101-312 is a low phase-noise

ICS

frequency margining synthesizer with fre-

quency margining capability and is a member of

the HiPerClockS™ family of high performance

clock solutions from ICS. In the default mode,

• Selectable crystal oscillator interface designed for 25MHz,

18pF parallel resonant crystal or LVCMOS single-ended

input

HiPerClockS™

the device nominally generates a 312.5MHz LVPECL output • Output frequency can be varied in 2% steps from nominal

clock signal from a 25MHz crystal input. There is also a

frequency margining mode available where the device can

• VCO range: 560MHz - 690MHz

be programmed, using the serial interface, to vary the

output frequency up or down from nominal in 2% steps.

The ICS843101-312 is provided in a 16-pin TSSOP.

• RMS phase jitter @ 312.5MHz, using a 25MHz crystal

(1.875MHz-20MHz): <1ps (typical) design target

• Output supply modes

Core/Output

3.3V/3.3V

3.3V/2.5V

2.5V/2.5V

• 0°C to 70°C ambient operating temperature

• Available in both standard and lead-free RoHS-complaint

packages

BLOCK DIAGRAM

PIN ASSIGNMENT

Pullup

VEE

S_LOAD

S_DATA

S_CLOCK

SEL

MODE

V^CCO

V^EE

CLK

XTAL_OUT

XTAL_IN

Pulldown

CLK

25MHz

Phase

Detector

÷ P

VCO

÷ N

560 - 690MHz

XTAL_IN

V^CCA

OSC

XTAL_OUT

SEL

VCC

Pulldown

÷ M

ICS843101-312

16-LeadTSSOP

4.4mm x 5.0mm x 0.92mm

package body

Pulldown

S_CLOCK

S_DATA

S_LOAD

MODE

Pulldown

Serial Control

G Package

TopView

The Advance Information presented herein represents a product currently in design or being considered for design.The noted characteristics are

design targets. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

843101AG-312

www.icst.com/products/hiperclocks.html

OCTOBER 18, 2005

12 3 4 5 6 7...14

中文翻译

下载PDF

与843101AG-312相关器件

型号	品牌	获取价格	描述	数据表
843101AG-312LF	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-100LF	IDT	获取价格	Clock Generator, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
843101AGI-100LFT	IDT	获取价格	Clock Generator, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16
843101AGI-250LF	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-250LFT	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-250T	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-312LF	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-312LFT	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101AGI-312T	IDT	获取价格	PLL/Frequency Synthesis Circuit
843101IAG-100	IDT	获取价格	Clock Generator

与843101AG-312相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

843101AG-312

843101AG-312 技术参数

843101AG-312 数据手册

与843101AG-312相关器件

与843101AG-312相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

843101AG-312

843101AG-312 技术参数

843101AG-312 数据手册

与843101AG-312相关器件

与843101AG-312相关文章

您还可以找

您在本页遇到什么问题？