5秒后页面跳转
8102405VA PDF预览

8102405VA

更新时间: 2024-01-12 16:08:33
品牌 Logo 应用领域
瑞萨 - RENESAS 静态存储器内存集成电路
页数 文件大小 规格书
8页 92K
描述
4KX1 STANDARD SRAM, 320ns, CDIP18

8102405VA 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknownECCN代码:3A001.A.2.C
HTS代码:8542.32.00.41风险等级:5.83
最长访问时间:120 ns内存密度:4096 bit
内存集成电路类型:STANDARD SRAM内存宽度:1
功能数量:1端子数量:18
字数:4096 words字数代码:4000
工作模式:ASYNCHRONOUS最高工作温度:125 °C
最低工作温度:-55 °C组织:4KX1
封装主体材料:CERAMIC, GLASS-SEALED封装形式:IN-LINE
并行/串行:PARALLEL认证状态:Not Qualified
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V技术:CMOS
温度等级:MILITARY端子位置:DUAL

8102405VA 数据手册

 浏览型号8102405VA的Datasheet PDF文件第2页浏览型号8102405VA的Datasheet PDF文件第3页浏览型号8102405VA的Datasheet PDF文件第4页浏览型号8102405VA的Datasheet PDF文件第5页浏览型号8102405VA的Datasheet PDF文件第6页浏览型号8102405VA的Datasheet PDF文件第7页 
TM  
HM-6504  
March 1997  
4096 x 1 CMOS RAM  
Features  
Description  
• Low Power Standby. . . . . . . . . . . . . . . . . . . 125µW Max The HM-6504 is a 4096 x 1 static CMOS RAM fabricated  
using self-aligned silicon gate technology. The device uti-  
lizes synchronous circuitry to achieve high performance and  
• Low Power Operation . . . . . . . . . . . . . .35mW/MHz Max  
low power operation.  
• Data Retention . . . . . . . . . . . . . . . . . . . . . . . at 2.0V Min  
• TTL Compatible Input/Output  
On-chip latches are provided for addresses, data input and  
data output allowing efficient interfacing with microprocessor  
systems. The data output can be forced to a high impedance  
state for use in expanded memory arrays.  
• Three-State Output  
• Standard JEDEC Pinout  
• Fast Access Time . . . . . . . . . . . . . . . . . 120/200ns Max  
• 18 Lead Package for High Density  
• On-Chip Address Register  
Gated inputs allow lower operating current and also elimi-  
nate the need for pull up or pull down resistors. The  
HM-6504 is a fully static RAM and may be maintained in any  
state for an indefinite period of time.  
• Gated Inputs - No Pull Up or Pull Down Resistors  
Required  
Data retention supply voltage and supply current are guaran-  
teed over temperature.  
Ordering Information  
120ns  
200ns  
300ns  
HM3-6504-9  
HM1-6504-9  
-
TEMP. RANGE  
PACKAGE  
PKG. NO.  
E18.3  
o
o
-
HM1-6504S-9  
24501BVA  
810240IVA  
-
HM3-6504B-9  
-40 C to +85 C  
PDIP  
o
o
HM1-6504B-9  
-40 C to +85 C  
CERDIP  
JAN #  
F18.3  
-
-
-
F18.3  
8102403VA  
-
8102405VA  
HM4-6504-9  
SMD #  
CLCC  
F18.3  
o
o
-40 C to+85 C  
J18.B  
Pinouts  
HM-6504 (PDIP, CERDIP)  
HM-6504 (CLCC)  
TOP VIEW  
TOP VIEW  
PIN  
DESCRIPTION  
Address Input  
Chip Enable  
Write Enable  
Data Input  
A
E
1
2
3
4
5
6
7
8
9
18  
17  
16  
15  
14  
13  
12  
11  
10  
A0  
A1  
A2  
A3  
A4  
A5  
Q
V
CC  
2
1
18 17  
A6  
A7  
A8  
A9  
A10  
A11  
D
16  
A7  
3
4
5
6
7
A2  
A3  
A4  
A5  
Q
W
D
Q
15 A8  
14 A9  
Data Output  
13  
12  
A10  
A11  
W
8
9
10 11  
GND  
E
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.  
FN2994.1  
Copyright © Intersil Americas Inc. 2002. All Rights Reserved  
126  

与8102405VA相关器件

型号 品牌 描述 获取价格 数据表
8102405XA ETC x1 SRAM

获取价格

8102406VA INTERSIL 1024 x 4 CMOS RAM

获取价格

8102406XA ETC x4 SRAM

获取价格

8102407YA ETC x1 SRAM

获取价格

8102408VA ETC x1 SRAM

获取价格

8102409VA ETC x1 SRAM

获取价格