5秒后页面跳转
74S1051 PDF预览

74S1051

更新时间: 2024-09-13 03:07:47
品牌 Logo 应用领域
德州仪器 - TI 二极管
页数 文件大小 规格书
13页 342K
描述
12-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY

74S1051 数据手册

 浏览型号74S1051的Datasheet PDF文件第2页浏览型号74S1051的Datasheet PDF文件第3页浏览型号74S1051的Datasheet PDF文件第4页浏览型号74S1051的Datasheet PDF文件第5页浏览型号74S1051的Datasheet PDF文件第6页浏览型号74S1051的Datasheet PDF文件第7页 
SN74S1051  
12-BIT SCHOTTKY BARRIER DIODE  
BUS-TERMINATION ARRAY  
SDLS018B – SEPTEMBER 1990 – REVISED MARCH 2003  
D, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Designed to Reduce Reflection Noise  
Repetitive Peak Forward Current to 200 mA  
12-Bit Array Structure Suited for  
Bus-Oriented Systems  
V
V
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC  
CC  
D12  
D11  
D10  
D09  
D08  
D07  
GND  
D01  
D02  
D03  
D04  
D05  
D06  
GND  
description/ordering information  
This Schottky barrier diode bus-termination array  
is designed to reduce reflection noise on memory  
bus lines. This device consists of a 12-bit  
high-speed Schottky diode array suitable for  
clamping to V  
and/or GND.  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
SOIC – D  
Tube  
SN74S1051N  
SN74S1051N  
Tube  
SN74S1051D  
S1051  
0°C to 70°C  
Tape and reel  
Tape and reel  
Tape and reel  
SN74S1051DR  
SN74S1051NSR  
SN74S1051PWR  
SOP – NS  
74S1051  
S1051  
TSSOP – PW  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
schematic diagrams  
D01 D02  
D03 D04  
D05 D06 D07 D08 D09  
10 11 12  
D10  
13  
D11  
14  
D12  
15  
V
CC  
1
V
CC  
16  
2
3
4
5
6
7
8
9
GND GND  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74S1051相关器件

型号 品牌 获取价格 描述 数据表
74S109DC FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDIP16,
74S109DCQM FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDIP16,
74S109FC FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDFP16,
74S109FCQR FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDFP16,
74S109PC FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16,
74S109PCQM FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16,
74S109PCQR FAIRCHILD

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP16,
74S10A NXP

获取价格

IC S SERIES, TRIPLE 3-INPUT NAND GATE, PDIP14, Gate
74S10DC ROCHESTER

获取价格

NAND Gate
74S10DC FAIRCHILD

获取价格

NAND Gate, TTL, CDIP14,