生命周期: | Transferred | 包装说明: | SOP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.7 | 系列: | LVQ |
JESD-30 代码: | R-PDSO-G16 | 长度: | 9.9 mm |
负载电容(CL): | 50 pF | 逻辑集成电路类型: | D FLIP-FLOP |
位数: | 6 | 功能数量: | 1 |
端子数量: | 16 | 最高工作温度: | 85 °C |
最低工作温度: | -40 °C | 输出极性: | TRUE |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | SOP |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE |
传播延迟(tpd): | 12 ns | 认证状态: | Not Qualified |
座面最大高度: | 1.75 mm | 最大供电电压 (Vsup): | 3.6 V |
最小供电电压 (Vsup): | 2 V | 标称供电电压 (Vsup): | 3.3 V |
表面贴装: | YES | 技术: | CMOS |
温度等级: | INDUSTRIAL | 端子形式: | GULL WING |
端子节距: | 1.27 mm | 端子位置: | DUAL |
触发器类型: | POSITIVE EDGE | 宽度: | 3.9 mm |
最小 fmax: | 70 MHz | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74LVQ174SJ | FAIRCHILD |
获取价格 |
Low Voltage Hex D-Type Flip-Flop with Master Reset | |
74LVQ174SJ | STMICROELECTRONICS |
获取价格 |
Low Voltage Hex D-Type Flip-Flop with Master Reset | |
74LVQ174SJX | FAIRCHILD |
获取价格 |
D Flip-Flop, LVQ Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, CMOS, PDSO16 | |
74LVQ174SJX | TI |
获取价格 |
LVQ SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, EIAJ TYPE2, PLASTIC, | |
74LVQ174T | STMICROELECTRONICS |
获取价格 |
HEX D-TYPE FLIP FLOP WITH CLEAR | |
74LVQ174TTR | STMICROELECTRONICS |
获取价格 |
HEX D-TYPE FLIP FLOP WITH CLEAR | |
74LVQ20 | STMICROELECTRONICS |
获取价格 |
DUAL 4-INPUT NAND GATE | |
74LVQ20M | STMICROELECTRONICS |
获取价格 |
DUAL 4-INPUT NAND GATE | |
74LVQ20MTR | STMICROELECTRONICS |
获取价格 |
DUAL 4-INPUT NAND GATE | |
74LVQ20TTR | STMICROELECTRONICS |
获取价格 |
DUAL 4-INPUT NAND GATE |