5秒后页面跳转
74LVQ240SJ PDF预览

74LVQ240SJ

更新时间: 2024-01-02 15:59:29
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 254K
描述
Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

74LVQ240SJ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.68
Is Samacsys:N控制类型:ENABLE LOW
系列:LVQJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:11 ns
传播延迟(tpd):14 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

74LVQ240SJ 数据手册

 浏览型号74LVQ240SJ的Datasheet PDF文件第2页浏览型号74LVQ240SJ的Datasheet PDF文件第3页浏览型号74LVQ240SJ的Datasheet PDF文件第4页浏览型号74LVQ240SJ的Datasheet PDF文件第5页浏览型号74LVQ240SJ的Datasheet PDF文件第6页浏览型号74LVQ240SJ的Datasheet PDF文件第7页 
74LVQ240  
LOW VOLTAGE OCTAL BUS BUFFER  
WITH 3 STATE OUTPUTS (INVERTED)  
HIGH SPEED:  
= 6 ns (TYP.) at V = 3.3 V  
t
PD  
CC  
COMPATIBLE WITH TTL OUTPUTS  
LOW POWER DISSIPATION:  
I
= 4 µA (MAX.) at T =25°C  
CC  
A
LOW NOISE:  
= 0.4V (TYP.) at V = 3.3V  
75TRANSMISSION LINE OUTPUT DRIVE  
CAPABILITY  
SOP  
TSSOP  
V
OLP  
CC  
Table 1: Order Codes  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 12mA (MIN) at V = 3.0 V  
OH  
OL  
CC  
T & R  
PCI BUS LEVELS GUARANTEED AT 24 mA  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVQ240MTR  
74LVQ240TTR  
TSSOP  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 240  
V
technology. It is ideal for low power and low noise  
3.3V applications.  
G output control governs four BUS BUFFERs.  
This device is designed to be used with 3 state  
memory address drivers, etc.  
CC  
IMPROVED LATCH-UP IMMUNITY  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74LVQ240 is a low voltage CMOS OCTAL  
BUS BUFFER fabricated with sub-micron silicon  
2
gate and double-layer metal wiring C MOS  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 7  
1/12  
July 2004  

与74LVQ240SJ相关器件

型号 品牌 描述 获取价格 数据表
74LVQ240SJX ETC Dual 4-Bit Inverting Buffer/Driver

获取价格

74LVQ240T STMICROELECTRONICS LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS INVERTED

获取价格

74LVQ240TTR STMICROELECTRONICS LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)

获取价格

74LVQ241 STMICROELECTRONICS LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED

获取价格

74LVQ241 FAIRCHILD Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

获取价格

74LVQ241_01 FAIRCHILD Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

获取价格