5秒后页面跳转
74LVC2G14GM,132 PDF预览

74LVC2G14GM,132

更新时间: 2024-11-21 09:04:07
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
20页 135K
描述
74LVC2G14 - Dual inverting Schmitt trigger with 5 V tolerant input SON 6-Pin

74LVC2G14GM,132 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:VSON, SOLCC6,.04,20
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.54
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
逻辑集成电路类型:INVERTER最大I(ol):0.024 A
湿度敏感等级:1功能数量:2
输入次数:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装等效代码:SOLCC6,.04,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):12 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mm

74LVC2G14GM,132 数据手册

 浏览型号74LVC2G14GM,132的Datasheet PDF文件第2页浏览型号74LVC2G14GM,132的Datasheet PDF文件第3页浏览型号74LVC2G14GM,132的Datasheet PDF文件第4页浏览型号74LVC2G14GM,132的Datasheet PDF文件第5页浏览型号74LVC2G14GM,132的Datasheet PDF文件第6页浏览型号74LVC2G14GM,132的Datasheet PDF文件第7页 
74LVC2G14  
Dual inverting Schmitt trigger with 5 V tolerant input  
Rev. 7 — 30 November 2011  
Product data sheet  
1. General description  
The 74LVC2G14 provides two inverting buffers with Schmitt-trigger input. It is capable of  
transforming slowly changing input signals into sharply defined, jitter-free output signals.  
The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the inputs  
makes the circuit tolerant of slower input rise and fall time. This device is fully specified for  
partial power-down applications using IOFF. The IOFF circuitry disables the output,  
preventing the damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Unlimited rise and fall times  
Input accepts voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C.  
3. Applications  
Wave and pulse shaper  
Astable multivibrator  
Monostable multivibrator  

74LVC2G14GM,132 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G14GF,132 NXP

完全替代

74LVC2G14 - Dual inverting Schmitt trigger with 5 V tolerant input SON 6-Pin
74LVC2G14GM,115 NXP

完全替代

74LVC2G14 - Dual inverting Schmitt trigger with 5 V tolerant input SON 6-Pin

与74LVC2G14GM,132相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G14GM-Q100 NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant input
74LVC2G14GN NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G14GS NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G14GV NXP

获取价格

Dual inverting Schmitt-trigger with 5 V tolerant input
74LVC2G14GV NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC2G14GV,125 NXP

获取价格

74LVC2G14 - Dual inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin
74LVC2G14GV-Q100 NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, PLASTIC, SC-74, SOT-457, TSOP-6, Gat
74LVC2G14GV-Q100 NEXPERIA

获取价格

Dual inverting Schmitt trigger with 5 V tolerant input
74LVC2G14GV-Q100,125 NXP

获取价格

Inverter, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
74LVC2G14GV-Q100H NXP

获取价格

74LVC2G14-Q100 - Dual inverting Schmitt trigger with 5 V tolerant input TSOP 6-Pin