5秒后页面跳转
74LV132DB-T PDF预览

74LV132DB-T

更新时间: 2024-11-20 20:33:07
品牌 Logo 应用领域
恩智浦 - NXP 输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
17页 97K
描述
IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 5.30 MM, PLASTIC, MO-150, SOT337-1, SSOP-14, Gate

74LV132DB-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证:符合
生命周期:Transferred零件包装代码:SSOP
包装说明:5.30 MM, PLASTIC, MO-150, SOT337-1, SSOP-14针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.16Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:6.2 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):43 ns
认证状态:Not Qualified座面最大高度:2 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

74LV132DB-T 数据手册

 浏览型号74LV132DB-T的Datasheet PDF文件第2页浏览型号74LV132DB-T的Datasheet PDF文件第3页浏览型号74LV132DB-T的Datasheet PDF文件第4页浏览型号74LV132DB-T的Datasheet PDF文件第5页浏览型号74LV132DB-T的Datasheet PDF文件第6页浏览型号74LV132DB-T的Datasheet PDF文件第7页 
74LV132  
Quad 2-input NAND Schmitt trigger  
Rev. 05 — 2 July 2009  
Product data sheet  
1. General description  
The 74LV132 is a low-voltage Si-gate CMOS device that is pin and function compatible  
with 74HC132 and 74HCT132.  
The 74LV132 contains four 2-input NAND gates which accept standard input signals.  
They are capable of transforming slowly changing input signals into sharply defined,  
jitter-free output signals.  
The gate switches at different points for positive and negative-going signals. The  
difference between the positive voltage VT+ and the negative voltage VTis defined as the  
input hysteresis voltage VH.  
2. Features  
I Wide operating voltage: 1.0 V to 5.5 V  
I Optimized for low voltage applications: 1.0 V to 3.6 V  
I Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
I Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C  
I Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 °C  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Applications  
I Wave and pulse shapers for highly noisy environments  
I Astable multivibrators  
I Monostable multivibrators  
 
 
 

74LV132DB-T 替代型号

型号 品牌 替代类型 描述 数据表
74LV132DB,118 NXP

完全替代

74LV132 - Quad 2-input NAND Schmitt trigger SSOP1 14-Pin
74LV132DB NXP

完全替代

Quad 2-input NAND Schmitt-trigger
74LV132DB,112 NXP

类似代替

74LV132 - Quad 2-input NAND Schmitt trigger SSOP1 14-Pin

与74LV132DB-T相关器件

型号 品牌 获取价格 描述 数据表
74LV132D-Q100 NEXPERIA

获取价格

Quad 2-input NAND Schmitt trigger
74LV132D-T ETC

获取价格

Quad 2-input NAND Gate
74LV132N NXP

获取价格

Quad 2-input NAND Schmitt-trigger
74LV132N,112 NXP

获取价格

74LV132N
74LV132PW NXP

获取价格

Quad 2-input NAND Schmitt-trigger
74LV132PW NEXPERIA

获取价格

Quad 2-input NAND Schmitt triggerProduction
74LV132PW,112 NXP

获取价格

暂无描述
74LV132PW,118 NXP

获取价格

74LV132 - Quad 2-input NAND Schmitt trigger TSSOP 14-Pin
74LV132PW/T3 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT-402
74LV132PWDH NXP

获取价格

Quad 2-input NAND Schmitt-trigger