5秒后页面跳转
74LV138DB,112 PDF预览

74LV138DB,112

更新时间: 2024-11-18 14:36:55
品牌 Logo 应用领域
恩智浦 - NXP 驱动输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
17页 95K
描述
74LV138 - 3-to-8 line decoder/demultplexer; inverting SSOP1 16-Pin

74LV138DB,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP1包装说明:SSOP, SSOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.26
其他特性:3 ENABLE INPUTS系列:LV/LV-A/LVX/H
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:6.2 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.006 A湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:32 ns传播延迟(tpd):32 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:5.3 mmBase Number Matches:1

74LV138DB,112 数据手册

 浏览型号74LV138DB,112的Datasheet PDF文件第2页浏览型号74LV138DB,112的Datasheet PDF文件第3页浏览型号74LV138DB,112的Datasheet PDF文件第4页浏览型号74LV138DB,112的Datasheet PDF文件第5页浏览型号74LV138DB,112的Datasheet PDF文件第6页浏览型号74LV138DB,112的Datasheet PDF文件第7页 
74LV138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 03 — 15 November 2007  
Product data sheet  
1. General description  
The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible  
with 74HC138 and 74HCT138.  
The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted  
address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive  
active LOW outputs (Y0 to Y7).  
There are three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3).  
Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.  
This multiple enable function allows easy parallel expansion of the device to a 1-of-32  
(5 lines to 32 lines) decoder with just four 74LV138 devices and one inverter. The  
74LV138 can be used as an eight output demultiplexer by using one of the active LOW  
enable inputs as the data input and the remaining enable inputs as strobes. Unused  
enable inputs must be permanently tied to their appropriate active HIGH or LOW state.  
2. Features  
Wide operating voltage: 1.0 V to 5.5 V  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 °C  
Demultiplexing capability  
Multiple input enable for easy expansion  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

74LV138DB,112 替代型号

型号 品牌 替代类型 描述 数据表
74LV138DB,118 NXP

完全替代

74LV138 - 3-to-8 line decoder/demultplexer; inverting SSOP1 16-Pin
SN74LV138ATDBR TI

功能相似

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
SN74LV138ADBR TI

功能相似

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与74LV138DB,112相关器件

型号 品牌 获取价格 描述 数据表
74LV138DB,118 NXP

获取价格

74LV138 - 3-to-8 line decoder/demultplexer; inverting SSOP1 16-Pin
74LV138DB-T ETC

获取价格

3-To-8-Line Demultiplexer
74LV138D-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74LV138D-T ETC

获取价格

3-To-8-Line Demultiplexer
74LV138N NXP

获取价格

3-to-8 line decoder/multiplexer; inverting
74LV138N PHILIPS

获取价格

Decoder/Driver, CMOS, PDIP16,
74LV138N,112 NXP

获取价格

74LV138 - 3-to-8 line decoder/demultplexer; inverting DIP 16-Pin
74LV138PW NXP

获取价格

3-to-8 line decoder/multiplexer; inverting
74LV138PW PHILIPS

获取价格

Decoder/Driver, CMOS, PDSO16
74LV138PW NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction