5秒后页面跳转
74HC166PW PDF预览

74HC166PW

更新时间: 2023-09-03 20:28:26
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 274K
描述
8-bit parallel-in/serial out shift registerProduction

74HC166PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.07
Is Samacsys:N其他特性:CLOCK INHIBIT
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:PARALLEL IN SERIAL OUT湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):45 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:20 MHz
Base Number Matches:1

74HC166PW 数据手册

 浏览型号74HC166PW的Datasheet PDF文件第2页浏览型号74HC166PW的Datasheet PDF文件第3页浏览型号74HC166PW的Datasheet PDF文件第4页浏览型号74HC166PW的Datasheet PDF文件第5页浏览型号74HC166PW的Datasheet PDF文件第6页浏览型号74HC166PW的Datasheet PDF文件第7页 
74HC166; 74HCT166  
8-bit parallel-in/serial out shift register  
Rev. 5 — 9 August 2021  
Product data sheet  
1. General description  
The 74HC166; 74HCT166 is an 8-bit serial or parallel-in/serial-out shift register. The device  
features a serial data input (DS), eight parallel data inputs (D0 to D7) and a serial output (Q7).  
When the parallel enable input (PE) is LOW, the data from D0 to D7 is loaded into the shift register  
on the next LOW-to-HIGH transition of the clock input (CP). When PE is HIGH, data enters the  
register serially at DS with each LOW-to-HIGH transition of CP. When the clock enable input (CE)  
is LOW data is shifted on the LOW-to-HIGH transitions of CP. A HIGH on CE disables the CP input.  
Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to  
voltages in excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 V to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Synchronous parallel-to-serial applications  
Synchronous serial input for easy expansion  
Input levels:  
For 74HC166: CMOS level  
For 74HCT166: TTL level  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature range Name  
Description  
Version  
74HC166D  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads; body width 3.9 mm SOT109-1  
74HCT166D  
74HC166PW -40 °C to +125 °C  
74HCT166PW  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
SOT403-1  
 
 
 

74HC166PW 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC166PWT TI

功能相似

8-BIT PARALLEL-LOAD SHIFT REGISTERS
74HC166PW NXP

功能相似

8-bit parallel-in/serial-out shift register

与74HC166PW相关器件

型号 品牌 获取价格 描述 数据表
74HC166PW-Q100 NEXPERIA

获取价格

8-bit parallel-in/serial out shift register
74HC166-Q100 NEXPERIA

获取价格

8-bit parallel-in/serial out shift register
74HC173 NXP

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-state
74HC173D NEXPERIA

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-stateProduction
74HC173D NXP

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-state
74HC173D,653 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SOP 16-Pin
74HC173D/T3 NXP

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, SOT-109, SO-16,
74HC173DB,112 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SSOP1 16-Pin
74HC173DB,118 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SSOP1 16-Pin
74HC173D-Q100 NEXPERIA

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-stateProduction