5秒后页面跳转
74HC173D PDF预览

74HC173D

更新时间: 2024-11-02 11:12:43
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 270K
描述
Quad D-type flip-flop; positive-edge trigger; 3-stateProduction

74HC173D 数据手册

 浏览型号74HC173D的Datasheet PDF文件第2页浏览型号74HC173D的Datasheet PDF文件第3页浏览型号74HC173D的Datasheet PDF文件第4页浏览型号74HC173D的Datasheet PDF文件第5页浏览型号74HC173D的Datasheet PDF文件第6页浏览型号74HC173D的Datasheet PDF文件第7页 
74HC173; 74HCT173  
Quad D-type flip-flop; positive-edge trigger; 3-state  
Rev. 4 — 25 January 2021  
Product data sheet  
1. General description  
The 74HC173; 74HCT173 is a quad positive-edge triggered D-type flip-flop. The device features  
clock (CP), master reset (MR), two input enable (E1, E2) and two output enable (OE1, OE2) inputs.  
When the input enables are LOW, the outputs Qn will assume the state of their corresponding Dn  
inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition.  
A HIGH on either input enable will cause the device to go into a hold mode, outputs hold their  
previous state independently of clock and data inputs. A HIGH on MR forces the outputs LOW  
independently of clock and data inputs. A HIGH on either output enable pin causes the outputs to  
assume a high-impedance OFF-state. Operation of the output enable inputs does not affect the  
state of the flip-flops. Inputs include clamp diodes. This enables the use of current limiting resistors  
to interface inputs to voltages in excess of VCC  
.
2. Features and benefits  
Complies with JEDEC standard no. 7A  
Input levels:  
For 74HC173: CMOS level  
For 74HCT173: TTL level  
Gated input enable for hold (do nothing) mode  
Gated output enable control mode  
Edge-triggered D-type register  
Asynchronous master reset  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature range Name  
Description  
Version  
74HC173D  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74HCT173D  
74HC173PW  
-40 °C to +125 °C  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
SOT403-1  
 
 
 

74HC173D 替代型号

型号 品牌 替代类型 描述 数据表
74HC173D,653 NXP

功能相似

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SOP 16-Pin

与74HC173D相关器件

型号 品牌 获取价格 描述 数据表
74HC173D,653 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SOP 16-Pin
74HC173D/T3 NXP

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, SOT-109, SO-16,
74HC173DB,112 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SSOP1 16-Pin
74HC173DB,118 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state SSOP1 16-Pin
74HC173D-Q100 NEXPERIA

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-stateProduction
74HC173D-T ETC

获取价格

Quad D-Type Flip-Flop
74HC173N NXP

获取价格

Quad D-type flip-flop; positive-edge trigger; 3-state
74HC173N,652 NXP

获取价格

74HC(T)173 - Quad D-type flip-flop; positive-edge trigger; 3-state DIP 16-Pin
74HC173NB NXP

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16
74HC173N-B PHILIPS

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDIP16