5秒后页面跳转
74AUP2G02DC PDF预览

74AUP2G02DC

更新时间: 2023-09-03 20:29:10
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
17页 264K
描述
Low-power dual 2-input NOR gateProduction

74AUP2G02DC 数据手册

 浏览型号74AUP2G02DC的Datasheet PDF文件第1页浏览型号74AUP2G02DC的Datasheet PDF文件第3页浏览型号74AUP2G02DC的Datasheet PDF文件第4页浏览型号74AUP2G02DC的Datasheet PDF文件第5页浏览型号74AUP2G02DC的Datasheet PDF文件第6页浏览型号74AUP2G02DC的Datasheet PDF文件第7页 
Nexperia  
74AUP2G02  
Low-power dual 2-input NOR gate  
4. Marking  
Table 2. Marking codes  
Type number  
Marking code[1]  
74AUP2G02DC  
74AUP2G02GT  
74AUP2G02GF  
74AUP2G02GN  
74AUP2G02GS  
p02  
p02  
pB  
pB  
pB  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
5. Functional diagram  
≥ 1  
1A  
1Y  
1B  
B
2A  
≥ 1  
2Y  
Y
2B  
A
001aah877  
001aah879  
mna105  
Fig. 1. Logic symbol  
Fig. 2. IEC logic symbol  
Fig. 3. Logic diagram  
6. Pinning information  
6.1. Pinning  
74AUP2G02  
1A  
1B  
1
2
3
4
8
7
6
5
V
CC  
1Y  
2B  
2A  
74AUP2G02  
2Y  
1
2
3
4
8
7
6
5
1A  
1B  
V
CC  
GND  
1Y  
2B  
2A  
2Y  
001aae472  
Transparent top view  
GND  
001aae412  
Fig. 5. Pin configuration SOT833-1, SOT1089, SOT1116  
and SOT1203 (XSON8)  
Fig. 4. Pin configuration SOT765-1 (VSSOP8)  
©
74AUP2G02  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2021. All rights reserved  
Product data sheet  
Rev. 9 — 27 July 2021  
2 / 17  
 
 
 
 
 

与74AUP2G02DC相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G02DC-G NXP 暂无描述

获取价格

74AUP2G02GD NXP Low-power dual 2-input NOR gate

获取价格

74AUP2G02GD,125 NXP 74AUP2G02 - Low-power dual 2-input NOR gate SON 8-Pin

获取价格

74AUP2G02GM NXP Low-power dual 2-input NOR gate

获取价格

74AUP2G02GM,125 NXP 74AUP2G02 - Low-power dual 2-input NOR gate QFN 8-Pin

获取价格

74AUP2G02GN NEXPERIA Low-power dual 2-input NOR gateProduction

获取价格