5秒后页面跳转
74AUP1G132GM PDF预览

74AUP1G132GM

更新时间: 2024-02-24 13:11:19
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
19页 285K
描述
Low-power 2-input NAND Schmitt triggerProduction

74AUP1G132GM 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅: 不含铅
是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, SON-6
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.35
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
负载电容(CL):30 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:2
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:27.9 ns传播延迟(tpd):27.9 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:0.5 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1 mm
Base Number Matches:1

74AUP1G132GM 数据手册

 浏览型号74AUP1G132GM的Datasheet PDF文件第2页浏览型号74AUP1G132GM的Datasheet PDF文件第3页浏览型号74AUP1G132GM的Datasheet PDF文件第4页浏览型号74AUP1G132GM的Datasheet PDF文件第5页浏览型号74AUP1G132GM的Datasheet PDF文件第6页浏览型号74AUP1G132GM的Datasheet PDF文件第7页 
74AUP1G132  
Low-power 2-input NAND Schmitt trigger  
Rev. 9.1 — 11 July 2023  
Product data sheet  
1. General description  
The 74AUP1G132 is a single 2-input NAND gate with Schmitt-trigger inputs. Schmitt-trigger action  
at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very  
low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
CMOS low power dissipation  
High noise immunity  
Overvoltage tolerant inputs to 3.6 V  
Low static power consumption; ICC = 0.9 μA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V )  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Applications  
Wave and pulse shaper  
Astable multivibrator  
Monostable multivibrator.  
 
 
 

与74AUP1G132GM相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G132GM,115 NXP 74AUP1G132 - Low-power 2-input NAND Schmitt trigger SON 6-Pin

获取价格

74AUP1G132GM,132 NXP 74AUP1G132 - Low-power 2-input NAND Schmitt trigger SON 6-Pin

获取价格

74AUP1G132GM-H NXP 暂无描述

获取价格

74AUP1G132GN NXP AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, SON-6

获取价格

74AUP1G132GN NEXPERIA Low-power 2-input NAND Schmitt triggerProduction

获取价格

74AUP1G132GS NXP AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SON-6

获取价格