Datasheet > 74AUP1G14

74AUP1G14

更新时间： 2024-01-14 04:01:00

品牌	Logo	应用领域
美台 - DIODES		触发器
页数	文件大小	规格书
11页	191K
描述
SINGLE SCHMITT-TRIGGER INVERETER

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G14 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	TSSOP,	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.22
系列：	AUP/ULP/V	JESD-30 代码：	R-PDSO-G5
JESD-609代码：	e3	长度：	2.05 mm
逻辑集成电路类型：	INVERTER	湿度敏感等级：	1
功能数量：	1	输入次数：	1
端子数量：	5	最高工作温度：	125 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
传播延迟（tpd）：	20 ns	认证状态：	Not Qualified
座面最大高度：	1.1 mm	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	0.8 V	标称供电电压 (Vsup)：	1.1 V
表面贴装：	YES	技术：	CMOS
温度等级：	AUTOMOTIVE	端子面层：	Tin (Sn)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	30
宽度：	1.25 mm	Base Number Matches：	1

74AUP1G14 数据手册

74AUP1G14

SINGLE SCHMITT-TRIGGER INVERETER

Description

Pin Assignments

The Advanced Ultra Low Power (AUP) CMOS logic family is

designed for low power and extended battery life in portable

applications.

The AUP1G14 is a single 1-input Schmitt-trigger inverter gate with

a standard push-pull output designed for operation over a power

supply range of 0.8V to 3.6V. The device is fully specified for

partial power down applications using I_OFF. The I_OFFcircuitry

disables the output preventing damaging current backflow when

the device is powered down.

The gate performs the positive Boolean function:

Y = A

Features

•

Advanced Ultra Low Power (AUP) CMOS

Supply Voltage Range from 0.8V to 3.6V

± 4mA Output Drive at 3.0V

Low Static power consumption

Icc < 0.9µA

Low Dynamic Power Consumption

C_PD= 6.2pF (Typical at 3.6V)

•

Schmitt Trigger Action at All Inputs Make the Circuit

Tolerant for Slower Input Rise and Fall Time. The hysteresis

is typically 250mV at Vcc = 3.0V

•

_OFFSupports Partial-Power-Down Mode Operation

ESD Protection Exceeds JESD 22

Applications

2000-V Human Body Model (A114-A)

•

Suited for battery and low power needs

Exceeds 1000-V Charged Device Model (C101C)

Wide array of products such as:

•

Latch-Up Exceeds 100mA per JESD 78, Class II

Range of Package Options SOT353, DFN1410, and

DFN1010

Tablets, E-readers

Cell Phones, Personal Navigation / GPS

MP3 players ,Cameras, Video Recorders

PCs ultrabooks, notebooks, netbooks,

Computer peripherals, hard drives, CD/DVD ROM

TV, DVD, DVR, set top box

•

Leadless packages per JESD30E

DFN1010 denoted as X2-DFN1010-6

DFN1014 denoted as X2-DFN1014-6

•

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl)

and <1000ppm antimony compounds.

Click here for ordering information, located at the end of datasheet

1 of 11

www.diodes.com

August 2012

74AUP1G14

Document number: DS35152 Rev. 1 - 2

12 3 4 5 6 7...11

中文翻译

下载PDF

与74AUP1G14相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G14FW4-7	DIODES	SINGLE SCHMITT-TRIGGER INVERETER	获取价格
74AUP1G14FZ4-7	DIODES	SINGLE SCHMITT-TRIGGER INVERETER	获取价格
74AUP1G14GF	NXP	Low-power Schmitt trigger inverter	获取价格
74AUP1G14GF,132	NXP	74AUP1G14 - Low-power Schmitt trigger inverter SON 6-Pin	获取价格
74AUP1G14GM	NXP	Low-power Schmitt-trigger inverter	获取价格
74AUP1G14GM	NEXPERIA	Low-power Schmitt trigger inverterProduction	获取价格

与74AUP1G14相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

5
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

5
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

3

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G14

74AUP1G14 技术参数

74AUP1G14 数据手册

与74AUP1G14相关器件

与74AUP1G14相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G14

74AUP1G14 技术参数

74AUP1G14 数据手册

与74AUP1G14相关器件

与74AUP1G14相关文章

您还可以找

您在本页遇到什么问题？