5秒后页面跳转
74AUP1G132GN PDF预览

74AUP1G132GN

更新时间: 2024-11-08 11:10:03
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
19页 285K
描述
Low-power 2-input NAND Schmitt triggerProduction

74AUP1G132GN 数据手册

 浏览型号74AUP1G132GN的Datasheet PDF文件第2页浏览型号74AUP1G132GN的Datasheet PDF文件第3页浏览型号74AUP1G132GN的Datasheet PDF文件第4页浏览型号74AUP1G132GN的Datasheet PDF文件第5页浏览型号74AUP1G132GN的Datasheet PDF文件第6页浏览型号74AUP1G132GN的Datasheet PDF文件第7页 
74AUP1G132  
Low-power 2-input NAND Schmitt trigger  
Rev. 9.1 — 11 July 2023  
Product data sheet  
1. General description  
The 74AUP1G132 is a single 2-input NAND gate with Schmitt-trigger inputs. Schmitt-trigger action  
at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very  
low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
CMOS low power dissipation  
High noise immunity  
Overvoltage tolerant inputs to 3.6 V  
Low static power consumption; ICC = 0.9 μA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V )  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Applications  
Wave and pulse shaper  
Astable multivibrator  
Monostable multivibrator.  
 
 
 

与74AUP1G132GN相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G132GS NXP

获取价格

AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SON-6
74AUP1G132GS NEXPERIA

获取价格

Low-power 2-input NAND Schmitt triggerProduction
74AUP1G132GW NXP

获取价格

Low-power 2-input NAND Schmitt trigger
74AUP1G132GW NEXPERIA

获取价格

Low-power 2-input NAND Schmitt triggerProduction
74AUP1G132GW,125 NXP

获取价格

74AUP1G132 - Low-power 2-input NAND Schmitt trigger TSSOP 5-Pin
74AUP1G132GW-G NXP

获取价格

IC AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO5, 1.25 MM, ROHS COMPLIANT, PLASTIC, MO-203, S
74AUP1G132GW-Q100 NEXPERIA

获取价格

Low-power 2-input NAND Schmitt triggerProduction
74AUP1G132GX NEXPERIA

获取价格

Low-power 2-input NAND Schmitt triggerProduction
74AUP1G14 NXP

获取价格

Low-power Schmitt-trigger inverter
74AUP1G14 DIODES

获取价格

SINGLE SCHMITT-TRIGGER INVERETER