5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> 74ALVCH16271DLRG4
74ALVCH16271DLRG4 PDF预览

74ALVCH16271DLRG4

更新时间： 2024-11-21 05:05:51
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
15页 222K
描述
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74ALVCH16271DLRG4 数据手册

 浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第2页浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第3页浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第4页浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第5页浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第6页浏览型号74ALVCH16271DLRG4的Datasheet PDF文件第7页 
SN74ALVCH16271  
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES017G–JULY 1995–REVISED SEPTEMBER 2004  
FEATURES  
DGG OR DL PACKAGE  
(TOP VIEW)  
•
•
•
•
Member of the Texas Instruments Widebus™  
Family  
OEA  
LE1B  
2B3  
1
2
3
4
5
6
7
8
9
10  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEB  
CLKENA2  
2B4  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
GND  
2B2  
GND  
2B5  
ESD Protection Exceeds JESD 22  
- 2000-V Human-Body Model (A114-A)  
- 200-V Machine Model (A115-A)  
2B1  
2B6  
V
CC  
V
CC  
A1  
A2  
A3  
2B7  
2B8  
2B9  
DESCRIPTION/ORDERING INFORMATION  
This 12-bit to 24-bit bus exchanger is designed for  
1.65-V to 3.6-V VCC operation.  
GND 11  
A4 12  
A5 13  
GND  
2B10  
2B11  
2B12  
1B12  
1B11  
1B10  
GND  
1B9  
The SN74ALVCH16271 is intended for applications in  
which two separate data paths must be multiplexed  
onto, or demultiplexed from, a single data path. This  
device is particularly suitable as an interface  
between conventional DRAMs and high-speed  
microprocessors.  
14  
15  
16  
17  
A6  
A7  
A8  
A9  
GND 18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
A data is stored in the internal A-to-B registers on the  
low-to-high transition of the clock (CLK) input,  
provided that the clock-enable (CLKENA) inputs are  
low. Proper control of these inputs allows two  
sequential 12-bit words to be presented as a 24-bit  
word on the B port.  
A10  
A11  
A12  
1B8  
1B7  
V
CC  
V
CC  
1B1  
1B2  
1B6  
1B5  
Transparent latches in the B-to-A path allow  
asynchronous operation to maximize memory access  
throughput. These latches transfer data when the  
latch-enable (LE) inputs are low. The select (SEL)  
line selects 1B or 2B data for the A outputs. Data flow  
is controlled by the active-low output enables (OEA,  
OEB).  
GND  
1B3  
LE2B  
SEL  
GND  
1B4  
CLKENA1  
CLK  
line  
space  
To ensure the high-impedance state during power up or power down, the output enables should be tied to VCC  
through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the  
driver.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
TA  
PACKAGE(1)  
Tube  
SN74ALVCH16271DL  
SN74ALVCH16271DLR  
SSOP - DL  
TSSOP - DGG  
ALVCH16271  
-40°C to 85°C  
Tape and reel  
Tape and reel  
SN74ALVCH16271DGGR ALVCH16271  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1995–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...15

中文翻译

下载PDF

与74ALVCH16271DLRG4相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH162721GRE4 TI

获取价格

 		3.3-V 20-Bit Flip-Flop With 3-State Outputs 56-TSSOP -40 to 85
74ALVCH162721PA IDT

获取价格

 		TSSOP-56, Tube
74ALVCH162721PF IDT

获取价格

 		TVSOP-56, Tube
74ALVCH162721PV IDT

获取价格

 		SSOP-56, Tube
74ALVCH162820PA8 IDT

获取价格

 		TSSOP-56, Reel
74ALVCH162820PAG8 IDT

获取价格

 		TSSOP-56, Reel
74ALVCH162820PF IDT

获取价格

 		TVSOP-56, Tube
74ALVCH162820PF8 IDT

获取价格

 		TVSOP-56, Reel
74ALVCH162820PV IDT

获取价格

 		SSOP-56, Tube
74ALVCH162827 NXP

获取价格

 		20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)

与74ALVCH16271DLRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证