5秒后页面跳转
74ALVCH162820PA8 PDF预览

74ALVCH162820PA8

更新时间: 2024-09-17 05:34:11
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
6页 76K
描述
TSSOP-56, Reel

74ALVCH162820PA8 数据手册

 浏览型号74ALVCH162820PA8的Datasheet PDF文件第2页浏览型号74ALVCH162820PA8的Datasheet PDF文件第3页浏览型号74ALVCH162820PA8的Datasheet PDF文件第4页浏览型号74ALVCH162820PA8的Datasheet PDF文件第5页浏览型号74ALVCH162820PA8的Datasheet PDF文件第6页 
3.3V CMOS 10-BIT FLIP-  
FLOP WITH DUAL OUTPUTS  
IDT74ALVCH162820  
FEATURES:  
DESCRIPTION:  
• 0.5 MICRON CMOS Technology  
Typical tSK(o) (Output Skew) < 250ps  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
This10-bitflip-flopisbuiltusingadvanceddualmetalCMOStechnology.  
The ALVCH162820is anedge-triggeredD-type flip-flop. Onthe positive  
transition of the clock (CLK) input, the device provides true data at the Q  
outputs.  
VCC = 3.3V ± 0.3V, Normal Range  
VCC = 2.7V to 3.6V, Extended Range  
VCC = 2.5V ± 0.2V  
• CMOS power levels (0.4μ W typ. static)  
• Rail-to-Rail output swing for increased noise margin  
Available in TSSOP package  
Abufferedoutput-enable(OE)inputcanbeusedtoplacethetenoutputs  
ineithera normallogicstate (highorlowlogiclevel)ora high-impedance  
state.Inthehighimpedancestate,theoutputsneitherloadnordrivethebus  
lines significantly.The high-impedance state andincreaseddrive provide  
the capability to drive bus lines without the need for interface or pullup  
components.OEinputdoesnotaffecttheinternaloperationoftheflip-flops.  
Olddata canbe retainedornewdata canbe enteredwhile the outputs are  
inthehigh-impedancestate.  
The ALVCH162820 has series resistors in the device output structure  
which will significantly reduce line noise when used with light loads. This  
driver has been designed to drive ±12mA at the designated threshold  
levels.  
DRIVE FEATURES:  
• Balanced Output Drivers: ±12mA  
Low switching noise  
APPLICATIONS:  
• SDRAM Modules  
• PC Motherboards  
Workstations  
The ALVCH162820 has bus-hold” which retains the inputs’ last state  
whenevertheinputgoestoahighimpedance.Thispreventsfloatinginputs  
andeliminates the needforpull-up/downresistors.  
FUNCTIONALBLOCKDIAGRAM  
1
1OE  
28  
2OE  
2
56  
1Q1  
CLK  
C1  
D1  
3
1Q2  
55  
D1  
TO NINE OTHER CHANNELS  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
MAY 2006  
1
© 2006 Integrated Device Technology, Inc.  
DSC-4497/4  

与74ALVCH162820PA8相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH162820PAG8 IDT

获取价格

TSSOP-56, Reel
74ALVCH162820PF IDT

获取价格

TVSOP-56, Tube
74ALVCH162820PF8 IDT

获取价格

TVSOP-56, Reel
74ALVCH162820PV IDT

获取价格

SSOP-56, Tube
74ALVCH162827 NXP

获取价格

20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)
74ALVCH162827DG NXP

获取价格

IC ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP2-56, Bus Dri
74ALVCH162827DGG NXP

获取价格

20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)
74ALVCH162827DGG NEXPERIA

获取价格

20-bit buffer/line driver; non-inverting; with 30 Ohm termination resistors; 3-stateProduc
74ALVCH162827DGG,1 NXP

获取价格

74ALVCH162827 - 20-bit buffer/line driver, non-inverting, with 30 Ohm termination resistor
74ALVCH162827DGG:1 NXP

获取价格

74ALVCH162827 - 20-bit buffer/line driver, non-inverting, with 30 Ohm termination resistor