Datasheet > 74ALVCH162820PAG8

74ALVCH162820PAG8

更新时间： 2024-11-19 08:48:11

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
6页	76K
描述
TSSOP-56, Reel

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVCH162820PAG8 数据手册

浏览型号74ALVCH162820PAG8的Datasheet PDF文件第2页

浏览型号74ALVCH162820PAG8的Datasheet PDF文件第3页

浏览型号74ALVCH162820PAG8的Datasheet PDF文件第4页

浏览型号74ALVCH162820PAG8的Datasheet PDF文件第5页

浏览型号74ALVCH162820PAG8的Datasheet PDF文件第6页

IDT74ALVCH162820

3.3VCMOS10-BITFLIP-FLOPWITHDUALOUTPUTS

INDUSTRIALTEMPERATURERANGE

3.3V CMOS 10-BIT FLIP-

FLOP WITH DUAL OUTPUTS

IDT74ALVCH162820

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

This10-bitflip-flopisbuiltusingadvanceddualmetalCMOStechnology.

The ALVCH162820is anedge-triggeredD-type flip-flop. Onthe positive

transition of the clock (CLK) input, the device provides true data at the Q

outputs.

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4μ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in TSSOP package

Abufferedoutput-enable(OE)inputcanbeusedtoplacethetenoutputs

ineithera normallogicstate (highorlowlogiclevel)ora high-impedance

state.Inthehighimpedancestate,theoutputsneitherloadnordrivethebus

lines significantly.The high-impedance state andincreaseddrive provide

the capability to drive bus lines without the need for interface or pullup

components.OEinputdoesnotaffecttheinternaloperationoftheflip-flops.

Olddata canbe retainedornewdata canbe enteredwhile the outputs are

inthehigh-impedancestate.

The ALVCH162820 has series resistors in the device output structure

which will significantly reduce line noise when used with light loads. This

driver has been designed to drive ±12mA at the designated threshold

levels.

DRIVE FEATURES:

• Balanced Output Drivers: ±12mA

• Low switching noise

APPLICATIONS:

• SDRAM Modules

• PC Motherboards

• Workstations

The ALVCH162820 has “bus-hold” which retains the inputs’ last state

whenevertheinputgoestoahighimpedance.Thispreventsfloatinginputs

andeliminates the needforpull-up/downresistors.

FUNCTIONALBLOCKDIAGRAM

1OE

2OE

1Q1

CLK

1Q2

TO NINE OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

MAY 2006

DSC-4497/4

12 3 4 5 6

中文翻译

下载PDF

与74ALVCH162820PAG8相关器件

型号	品牌	获取价格	描述	数据表
74ALVCH162820PF	IDT	获取价格	TVSOP-56, Tube
74ALVCH162820PF8	IDT	获取价格	TVSOP-56, Reel
74ALVCH162820PV	IDT	获取价格	SSOP-56, Tube
74ALVCH162827	NXP	获取价格	20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)
74ALVCH162827DG	NXP	获取价格	IC ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP2-56, Bus Dri
74ALVCH162827DGG	NXP	获取价格	20-bit buffer/line driver, non-inverting,with 30ohm termination resistors (3-State)
74ALVCH162827DGG	NEXPERIA	获取价格	20-bit buffer/line driver; non-inverting; with 30 Ohm termination resistors; 3-stateProduc
74ALVCH162827DGG,1	NXP	获取价格	74ALVCH162827 - 20-bit buffer/line driver, non-inverting, with 30 Ohm termination resistor
74ALVCH162827DGG:1	NXP	获取价格	74ALVCH162827 - 20-bit buffer/line driver, non-inverting, with 30 Ohm termination resistor
74ALVCH162827DGGS	NXP	获取价格	74ALVCH162827 - 20-bit buffer/line driver, non-inverting, with 30 Ohm termination resistor

与74ALVCH162820PAG8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH162820PAG8

74ALVCH162820PAG8 数据手册

与74ALVCH162820PAG8相关器件

与74ALVCH162820PAG8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH162820PAG8

74ALVCH162820PAG8 数据手册

与74ALVCH162820PAG8相关器件

与74ALVCH162820PAG8相关文章

您还可以找

您在本页遇到什么问题？