5秒后页面跳转
71V67603S150BGGI8 PDF预览

71V67603S150BGGI8

更新时间: 2024-11-20 03:57:51
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
23页 517K
描述
PBGA-119, Reel

71V67603S150BGGI8 数据手册

 浏览型号71V67603S150BGGI8的Datasheet PDF文件第2页浏览型号71V67603S150BGGI8的Datasheet PDF文件第3页浏览型号71V67603S150BGGI8的Datasheet PDF文件第4页浏览型号71V67603S150BGGI8的Datasheet PDF文件第5页浏览型号71V67603S150BGGI8的Datasheet PDF文件第6页浏览型号71V67603S150BGGI8的Datasheet PDF文件第7页 
256K X 36, 512K X 18  
3.3VSynchronousSRAMs  
3.3V I/O, Burst Counter  
IDT71V67603  
IDT71V67803  
PipelinedOutputs,SingleCycleDeselect  
Features  
256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,  
data, address and control registers. Internal logic allows the SRAM to  
generateaself-timedwritebaseduponadecisionwhichcanbeleftuntil  
theendofthewritecycle.  
256K x 36, 512K x 18 memory configurations  
Supports high system speed:  
– 166MHz 3.5ns clock access time  
– 150MHz 3.8ns clock access time  
– 133MHz 4.2ns clock access time  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
systemdesigner,astheIDT71V67603/7803canprovidefourcyclesof  
dataforasingleaddresspresentedtotheSRAM. Aninternalburstaddress  
counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe  
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone  
cycle before it is available on the next rising clock edge. If burst mode  
operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput  
datawillbeavailabletotheuseronthenextthreerisingclockedges. The  
orderofthesethreeaddressesaredefinedbytheinternalburstcounter  
andthe LBO inputpin.  
LBO input selects interleaved or linear burst mode  
Self-timed write cycle with global write control (GW), byte  
write enable (BWE), and byte writes (BWx)  
3.3V core power supply  
Power down controlled by ZZ input  
3.3V I/O supply (VDDQ)  
Packaged in a JEDEC Standard 100-pin thin plastic quad  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch  
ball grid array (fBGA).  
The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm100-  
pin thinplasticquadflatpack(TQFP), a119ballgridarray(BGA) and a 165  
fine pitchballgridarray(fBGA).  
Description  
The IDT71V67603/7803 are high-speed SRAMs organized as  
PinDescriptionSummary  
A0-A18  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
CS0, CS1  
Chip Selects  
Output Enable  
OE  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
GW  
BWE  
(1)  
BW1, BW2, BW3, BW4  
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Sleep Mode  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
ZZ  
Asynchronous  
Synchronous  
N/A  
I/O0-I/O31, I/OP1-I/OP4  
VDD, VDDQ  
Data Input / Output  
Core Power, I/O Power  
Ground  
Supply  
Supply  
VSS  
N/A  
5310 tbl 01  
NOTE:  
1. BW3 and BW4 are not applicable for the IDT71V67802.  
FEBRUARY 2009  
S
1
©2004IntegratedDeviceTechnology,Inc.  
DSC-5310/06  

与71V67603S150BGGI8相关器件

型号 品牌 获取价格 描述 数据表
71V67603S150BGI IDT

获取价格

PBGA-119, Tray
71V67603S150BQ IDT

获取价格

CABGA-165, Tray
71V67603S150BQI IDT

获取价格

CABGA-165, Tray
71V67603S150BQI8 IDT

获取价格

CABGA-165, Reel
71V67603S150PF ROCHESTER

获取价格

256KX36 CACHE SRAM, 3.8ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
71V67603S150PF8 IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
71V67603S150PFG ROCHESTER

获取价格

256KX36 STANDARD SRAM, 3.8ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC
71V67603S150PFG8 IDT

获取价格

TQFP-100, Reel
71V67603S150PFGI8 IDT

获取价格

TQFP-100, Reel
71V67603S150PFI8 IDT

获取价格

Cache SRAM, 256KX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100