Datasheet > ZL30793

ZL30793

更新时间： 2024-11-07 02:50:07

品牌	Logo	应用领域
美高森美 - MICROSEMI		/
页数	文件大小	规格书
8页	375K
描述
IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ZL30793 数据手册

ZL30791, ZL30795, ZL30793

IEEE 1588 & Synchronous Ethernet

Packet Clock Network Synchronizers

Product Brief

August 2019

Features

Ordering Information

• One, Two or Three DPLL Channels

ZL30791LFG7 1-Channel 80-lead LGA Trays

ZL30795LFG7 2-Channel 80-lead LGA Trays

ZL30793LFG7 3-Channel 80-lead LGA Trays

• Packet and/or physical-layer frequency, phase

and time synchronization

• Physical-layer compliance with ITU-T G.8262,

G.8262.1, G.813, G.812, Telcordia GR-1244,

GR-253

NiAu (Pb-free)

Package size: 11 x 11 mm



-40 C to +85 C

• Packet-timing compliance with ITU-T G.8261,

G.8263, G.8273.2 (class A,B,C&D), G.8273.4

• Per-output programmable duty cycle

• Enables 5G wireless applications with sub-

• Precise output alignment circuitry and per-

100ns time/phase alignment requirements

output phase adjustment

• Programmable bandwidth, 0.1mHz to 470Hz

• Hitless reference switching and mode switching

• High-resolution holdover averaging

• Per-output enable/disable and glitchless

start/stop (stop high or low)

• Local Oscillator

• Programmable phase slope limit for transients,

• Operates from a single TCXO or OCXO: 23.75-

downto 1 ns/s

25MHz, 47.5-50MHz, 114.285-125MHz

• Per-DPLL phase adjustment, 1ps resolution

• Very-low-jitter applications can connect a TCXO

or OCXO as the stability reference and a low-

jitter XO as the jitter reference

• Input Clocks

• Accepts up to 10 differential or CMOS inputs

• Any input frequency from 0.5Hz to 900MHz

• Per-input activity and frequency monitoring

• Automatic or manual reference switching

• Fast lock to 1 PPS input, <30 seconds

• General Features

• Automatic self-configuration at power-up from

internal Flash memory

• Input-to-output alignment <2ns

• Internal compensation (1ppt) for local oscillator

• Any input can be a 1PPS SYNC input for

frequency error in DPLLs and input monitors

REF+SYNC frequency/phase/time locking

• Numerically controlled oscillator behavior in

• Any input can be a clock with embedded 1PPS

• Per-input phase adjustment, 1ps resolution

each DPLL and each fractional output divider

• Programmable Time of Day counters

• Output Clock Frequency Generation

• Easy-to-configure design requires no external

VCXO or loop filter components

• Any output frequency from <0.5Hz to 1045MHz

(180MHz max for Synth0)

• 7 GPIO pins with many possible behaviors

• SPI or I²C processor Interface

• High-resolution fractional frequency conversion

with 0ppm error

• 1.8V and 3.3V core VDD voltages

• Synthesizers 1 & 2 have integer and fractional

• Power: 1.3W for 2 inputs, 1 synth, 6 LVDS out

• Easy-to-use evaluation/programming software

• Factory programmable power-up configuration

dividers to make a total of 5 frequency families

• Output jitter from Synths 1 & 2 is <0.3ps RMS

• Output jitter from fractional dividers is typically

< 1ps RMS, many frequencies <0.5ps RMS

Applications

• Each HPOUTP/N pair can be LVDS, LVPECL,

•

Central system timing ICs for SyncE and/or

IEEE 1588, SONET/SDH, OTN, wireless base

station and other carrier-grade systems

HCSL, 2xCMOS, HSTL or programable diff.

• Four output banks each with VDDO pin; CMOS

output voltages from 1.5V to 3.3V

•

G.8262/813 EEC/SEC, Telcordia Stratum 2-4

• Per-synthesizer phase adjust, 1ps resolution

Microsemi Confidential

12 3 4 5 6 7 8

中文翻译

下载PDF

与ZL30793相关器件

型号	品牌	获取价格	描述	数据表
ZL30793LFG7	MICROSEMI	获取价格	IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers
ZL30795	MICROSEMI	获取价格	IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers
ZL30795LFG7	MICROSEMI	获取价格	IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers
ZL30B	YEASHIN	获取价格	500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL31S0	ETC	获取价格	Tiny toggle switches - metal bushing
ZL33B	YEASHIN	获取价格	500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL36B	YEASHIN	获取价格	500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators
ZL38001	ZARLINK	获取价格	Low-Voltage Acoustic Echo Canceller with Low ERL Compensation
ZL38001_06	ZARLINK	获取价格	AEC for Analog Hands-Free Communication
ZL38001DGA	ZARLINK	获取价格	Low-Voltage Acoustic Echo Canceller with Low ERL Compensation

与ZL30793相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30793

ZL30793 数据手册

与ZL30793相关器件

与ZL30793相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30793

ZL30793 数据手册

与ZL30793相关器件

与ZL30793相关文章

您还可以找

您在本页遇到什么问题？