5秒后页面跳转
ZL38001DGA PDF预览

ZL38001DGA

更新时间: 2024-11-18 22:09:39
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 数字传输接口电信集成电路电信电路光电二极管综合业务数字网
页数 文件大小 规格书
47页 646K
描述
Low-Voltage Acoustic Echo Canceller with Low ERL Compensation

ZL38001DGA 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:SSOP, SOP36,.4,32Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.76
Is Samacsys:NJESD-30 代码:R-PDSO-G36
JESD-609代码:e0长度:15.3 mm
湿度敏感等级:1功能数量:1
端子数量:36最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SOP36,.4,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:2.64 mm
子类别:Other Telecom ICs标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ISDN ECHO CANCELLER温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

ZL38001DGA 数据手册

 浏览型号ZL38001DGA的Datasheet PDF文件第2页浏览型号ZL38001DGA的Datasheet PDF文件第3页浏览型号ZL38001DGA的Datasheet PDF文件第4页浏览型号ZL38001DGA的Datasheet PDF文件第5页浏览型号ZL38001DGA的Datasheet PDF文件第6页浏览型号ZL38001DGA的Datasheet PDF文件第7页 
ZL38001  
Low-Voltage Acoustic Echo Canceller  
with Low ERL Compensation  
Data Sheet  
June 2004  
Features  
Contains two echo cancellers: 112 ms acoustic  
echo canceller  
Ordering Information  
Works with low cost voice codec. ITU-T G.711 or  
signed mag µ/A-Law, or linear 2’s comp  
ZL38001DGA 36 Pin QSOP  
ZL38001QDC 48 Pin TQFP  
Each port may operate in different format  
-40°C to +85°C  
Advanced NLP design - full duplex speech with  
no switched loss on audio paths  
ST-BUS, GCI, or variable-rate SSI PCM interfaces  
Fast re-convergence time: tracks changing echo  
environment quickly  
User gain control provided for speaker path  
(-24 dB to +48 dB in 3 dB steps)  
Adaptation algorithm converges even during  
Double-Talk  
18 dB gain at Sout to compensate for high ERL  
environments  
Designed for exceptional performance in high  
background noise environments  
AGC on speaker path  
Handles up to 0 dB acoustic echo return loss  
Transparent data transfer and mute options  
20 MHz master clock operation  
Provides protection against narrow-band signal  
divergence  
Howling prevention stops uncontrolled oscillation  
in high loop gain conditions  
Low power mode during PCM Bypass  
Bootloadable for future factory software upgrades  
2.7 V to 3.6 V supply voltage; 5 V-tolerant inputs  
Offset nulling of all PCM channels  
Serial micro-controller interface  
Limiter  
S1  
S3  
S2  
+
µ/A-Law/  
Linear  
Linear/  
µ/A-Law  
ADV  
NLP  
18dB  
Gain  
Offset  
Null  
+
Sin  
Sout  
-
DATA1  
DATA2  
MD1  
Program  
RAM  
NBSD  
Micro  
Interface  
CONTROL  
UNIT  
Program  
ROM  
Adaptive  
Filter  
Double  
Talk  
Detector  
Howling  
Controller  
NBSD  
R1  
R3  
SCLK  
CS  
MD2  
Rout  
-24 -> +48dB  
R2  
Offset  
Null  
User  
Gain  
µ/A-Law/  
Linear  
Linear/  
µ/A-Law  
Rin  
AGC  
Limiter  
VSS  
VDD  
BCLK/C4i  
FORMAT  
ENA1  
MCLK  
RESET  
ENA2  
LAW  
F0i  
Figure 1 - Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved.  

与ZL38001DGA相关器件

型号 品牌 获取价格 描述 数据表
ZL38001DGE1 ZARLINK

获取价格

AEC for Analog Hands-Free Communication
ZL38001DGF1 ZARLINK

获取价格

AEC for Analog Hands-Free Communication
ZL38001QDC ZARLINK

获取价格

Low-Voltage Acoustic Echo Canceller with Low ERL Compensation
ZL38001QDG1 ZARLINK

获取价格

AEC for Analog Hands-Free Communication
ZL38002 ZARLINK

获取价格

Low-Voltage Acoustic Echo Canceller With Noise Reduction
ZL38002_07 ZARLINK

获取价格

Digital Echo Canceller for Hands Free Communication
ZL38002DGA1 ZARLINK

获取价格

Low-Voltage Acoustic Echo Canceller With Noise Reduction
ZL38002DGB1 ZARLINK

获取价格

Low-Voltage Acoustic Echo Canceller With Noise Reduction
ZL38002DGE1 ZARLINK

获取价格

Digital Echo Canceller for Hands Free Communication
ZL38002DGF1 ZARLINK

获取价格

Digital Echo Canceller for Hands Free Communication