5秒后页面跳转
UPD72852 PDF预览

UPD72852

更新时间: 2024-11-23 22:52:35
品牌 Logo 应用领域
日电电子 - NEC /
页数 文件大小 规格书
48页 244K
描述
MOS INTEGRATED CIRCUIT

UPD72852 数据手册

 浏览型号UPD72852的Datasheet PDF文件第2页浏览型号UPD72852的Datasheet PDF文件第3页浏览型号UPD72852的Datasheet PDF文件第4页浏览型号UPD72852的Datasheet PDF文件第5页浏览型号UPD72852的Datasheet PDF文件第6页浏览型号UPD72852的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD72852  
IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI  
The µPD72852 is a two-port physical layer LSI that complies with the IEEE1394a-2000 specifications.  
The µPD72852 supports transfers of up to 400 Mbps and consumes less power than the µPD72850B. The  
µPD72852 is suitable for battery systems with an IEEE1394 interface.  
FEATURES  
The two-port physical layer LSI complies with IEEE1394a-2000  
Fully interoperable with IEEE1394 std 1394 Link (FireWireTM, i.LINKTM  
Meets IntelTM Mobile Power Guideline 2000  
)
Full IEEE1394a-2000 support includes: Suspend/Resume, connection debounce, arbitrated short bus reset, multi-  
speed concatenation, arbitration acceleration, fly-by concatenation  
Fully compliant with OHCI requirements  
Small package: 64-pin plastic LQFP  
Super low power: 68 mA (Operating mode)  
: 115 µA (Suspend mode)  
Data rate: 400/200/100 Mbps  
Supports PHY pinging and remote PHY access packets  
3.3 V single power supply (if power not supplied via node: 3.0 V single power supply)  
24.576 MHz crystal clock generation, 393.216 MHz PLL multiplying frequency  
64-bit flexible register incorporated in PHY register  
Electrically isolated Link interface  
Supports LPS/Link-on as part of PHY/Link interface  
External filter capacitors for PLL not required  
Extended Resume signaling for compatibility with legacy DV devices  
System power management by signaling of node power class information  
Cable power monitor (CPS) is equipped  
ORDERING INFORMATION  
Part number  
Package  
µPD72852GB-8EU  
64-pin plastic LQFP (10 x 10)  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for  
availability and additional information.  
Document No. S14920EJ3V0DS00 (3rd edition)  
Date Published March 2001 NS CP(K)  
Printed in Japan  
The mark shows major revised points.  
2000  

与UPD72852相关器件

型号 品牌 获取价格 描述 数据表
UPD72852A NEC

获取价格

IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI
UPD72852AGB-8EU NEC

获取价格

IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI
UPD72852AGB-8EU-A NEC

获取价格

暂无描述
UPD72852GB-8EU NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD72852GB-8EU-A NEC

获取价格

Interface Circuit, MOS, PQFP64, 10 X 10 MM, PLASTIC, LQFP-64
UPD72862 NEC

获取价格

IEEE1394 OHCI HOST CONTROLLER
UPD72862GC-9EU NEC

获取价格

IEEE1394 OHCI HOST CONTROLLER
UPD72870 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870A NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870AF1-FA2 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER