5秒后页面跳转
UPD72870GM-8ED PDF预览

UPD72870GM-8ED

更新时间: 2024-11-19 22:07:27
品牌 Logo 应用领域
日电电子 - NEC 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输局域网时钟
页数 文件大小 规格书
48页 331K
描述
IEEE1394 1-CHIP OHCI HOST CONTROLLER

UPD72870GM-8ED 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP,针数:160
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.75Is Samacsys:N
地址总线宽度:32最大时钟频率:24.576 MHz
数据编码/解码方法:NRZ最大数据传输速率:50 MBps
外部数据总线宽度:32JESD-30 代码:S-PQFP-G160
长度:24 mm串行 I/O 数:4
端子数量:160最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH认证状态:Not Qualified
座面最大高度:1.7 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:24 mmuPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, LAN
Base Number Matches:1

UPD72870GM-8ED 数据手册

 浏览型号UPD72870GM-8ED的Datasheet PDF文件第2页浏览型号UPD72870GM-8ED的Datasheet PDF文件第3页浏览型号UPD72870GM-8ED的Datasheet PDF文件第4页浏览型号UPD72870GM-8ED的Datasheet PDF文件第5页浏览型号UPD72870GM-8ED的Datasheet PDF文件第6页浏览型号UPD72870GM-8ED的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD72870,72871  
IEEE1394 1-CHIP OHCI HOST CONTROLLER  
The µPD72870, 72871 are the LSIs which integrated OHCI-Link and PHY function into a single chip.  
The µPD72870, 72871 comply with the P1394a draft 2.0 specifications and the OpenHCI IEEE1394 1.0 and work  
up to 400 Mbps.  
These make design so compact for PC and PC card application.  
FEATURES  
Compliant with Link Layer Services as defined in 1394 Open Host Controller Interface specification release 1.0  
Compliant with Physical Layer Services as defined in P1394a draft 2.0 (Data Rate 100/200/400 Mbps)  
3-port : µPD72870  
1-port : µPD72871  
Compliant with protocol enhancement as defined in P1394a draft 2.0  
Modular 32-bit host interface compliant to PCI Specification release 2.1  
Support PCI-Bus Power Management Interface Specification release 1.0  
Modular 32-bit host interface compliant to Card Bus Specification  
Cycle Master and Isochronous Resource Manager capable  
Built-in FIFOs for isochronous transmit (1024 bytes), asynchronous transmit (1024 bytes), and receive (2048  
bytes)  
32-bit CRC generation and checking for receive/transmit packets  
4 isochronous transmit DMAs and 4 isochronous receive DMAs supported  
32-bit DMA channels for physical memory read/write  
Clock generation by 24.576 MHz X’tal  
Internal control and operational registers direct-mapped to PCI configuration space  
2-wire Serial EEPROMTM interface supported  
Separate power supply Link and PHY  
ORDERING INFORMATION  
Part number  
Package  
µPD72870GM-8ED  
µPD72870F1-FA2  
µPD72871GM-8ED  
µPD72871 F1-FA2  
160-pin plastic LQFP (Fine pitch) (24 x 24 mm)  
192-pin Plastic FBGA (14 x 14 mm)  
160-pin plastic LQFP (Fine pitch) (24 x 24 mm)  
192-pin Plastic FBGA (14 x 14 mm)  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for  
availability and additional information.  
The mark shows major revised points.  
Document No. S13925EJ2V0DS00 (2nd edition)  
Date Published September 1999 NS CP(K)  
Printed in Japan  
1999  

与UPD72870GM-8ED相关器件

型号 品牌 获取价格 描述 数据表
UPD72871 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871F1 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871FA2 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871GM-8ED NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72872 ETC

获取价格

UPD72872 Data Sheet | Data Sheet[11/2000]
UPD72872GC-9EV RENESAS

获取价格

2 CHANNEL(S), 400Mbps, SERIAL COMM CONTROLLER, PQFP120, 14 X 14 MM, FINE PITCH, PLASTIC, T
UPD72873 NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD72873GC-9EV NEC

获取价格

Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP120, 14 X 14 MM, FINE PITCH, PLASTI
UPD72873GC-YEB NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD72873GC-YEB-A NEC

获取价格

Serial I/O Controller, 2 Channel(s), 50MBps, MOS, PQFP120, 14 X 14 MM, PLASTIC, TQFP-120