5秒后页面跳转
UPD72870BGM-8ED PDF预览

UPD72870BGM-8ED

更新时间: 2024-11-24 15:56:11
品牌 Logo 应用领域
日电电子 - NEC 时钟数据传输PCISM频段外围集成电路
页数 文件大小 规格书
48页 299K
描述
Serial I/O Controller, 3 Channel(s), 50MBps, CMOS, PQFP160, 24 X 24 MM, FINE PITCH, PLASTIC, LQFP-160

UPD72870BGM-8ED 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP,针数:160
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.76地址总线宽度:32
边界扫描:NO总线兼容性:PCI
最大时钟频率:24.576 MHz最大数据传输速率:50 MBps
外部数据总线宽度:32JESD-30 代码:S-PQFP-G160
JESD-609代码:e6长度:24 mm
低功率模式:YES串行 I/O 数:3
端子数量:160最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.7 mm
最大供电电压:3.63 V最小供电电压:2.97 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN BISMUTH端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:10宽度:24 mm
uPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches:1

UPD72870BGM-8ED 数据手册

 浏览型号UPD72870BGM-8ED的Datasheet PDF文件第2页浏览型号UPD72870BGM-8ED的Datasheet PDF文件第3页浏览型号UPD72870BGM-8ED的Datasheet PDF文件第4页浏览型号UPD72870BGM-8ED的Datasheet PDF文件第5页浏览型号UPD72870BGM-8ED的Datasheet PDF文件第6页浏览型号UPD72870BGM-8ED的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD72870B  
IEEE1394 1-CHIP OHCI HOST CONTROLLER  
The µPD72870B is the LSI which integrated OHCI-Link and PHY function into a single chip.  
The µPD72870B complies with the P1394a draft 2.0 specifications and the OpenHCI IEEE1394 1.0, and works up  
to 400 Mbps.  
It makes design so compact for PC and PC card application.  
FEATURES  
Compliant with Link Layer Services as defined in 1394 Open Host Controller Interface specification release 1.0  
Compliant with Physical Layer Services as defined in P1394a draft 2.0 (Data Rate 100/200/400 Mbps)  
Numbers of supported port (1, 2, 3 ports) are selectable  
Compliant with protocol enhancement as defined in P1394a draft 2.0  
Modular 32-bit host interface compliant to PCI Specification release 2.1  
Support PCI-Bus Power Management Interface Specification release 1.1  
Modular 32-bit host interface compliant to Card Bus Specification  
Cycle Master and Isochronous Resource Manager capable  
Built-in FIFOs for isochronous transmit (1024 bytes), asynchronous transmit (1024 bytes), and receive (2048  
bytes)  
32-bit CRC generation and checking for receive/transmit packets  
4 isochronous transmit DMAs and 4 isochronous receive DMAs supported  
32-bit DMA channels for physical memory read/write  
Clock generation by 24.576 MHz X’tal  
Internal control and operational registers direct-mapped to PCI configuration space  
2-wire Serial EEPROMTM interface supported  
Separate power supply Link and PHY  
Programmable latency timer from serial EEPROM in Cardbus mode (CARD_ON = 1)  
ORDERING INFORMATION  
Part number  
Package  
µPD72870BGM-8ED  
160-pin plastic LQFP (Fine pitch) (24 x 24)  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for  
availability and additional information.  
Document No. S15023EJ1V0DS00 (1st edition)  
2000  
Date Published December 2000 NS CP (K)  
Printed in Japan  

与UPD72870BGM-8ED相关器件

型号 品牌 获取价格 描述 数据表
UPD72870F1 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870F1-FA2 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870FA2 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870GM-8ED NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871F1 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871FA2 NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871GM-8ED NEC

获取价格

IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72872 ETC

获取价格

UPD72872 Data Sheet | Data Sheet[11/2000]
UPD72872GC-9EV RENESAS

获取价格

2 CHANNEL(S), 400Mbps, SERIAL COMM CONTROLLER, PQFP120, 14 X 14 MM, FINE PITCH, PLASTIC, T