5秒后页面跳转
SY100EL90V PDF预览

SY100EL90V

更新时间: 2024-11-01 22:40:47
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
4页 70K
描述
5V/3.3V TRIPLE ECL/LVECL-TOPECL/ LVPECL TRANSLATOR

SY100EL90V 数据手册

 浏览型号SY100EL90V的Datasheet PDF文件第2页浏览型号SY100EL90V的Datasheet PDF文件第3页浏览型号SY100EL90V的Datasheet PDF文件第4页 
5V/3.3V TRIPLE ECL/LVECL-TO-  
PECL/LVPECL TRANSLATOR  
SY100EL90V  
FEATURES  
DESCRIPTION  
3.3V and 5V power supply options  
500ps propagation delay  
The SY100EL90V is a triple ECL/LVECL-to-PECL/  
LVPECL translator. The device can translate over all  
combinations of supply voltages: -5V ECL to 5V PECL,  
-5V ECL to 3.3V LVPECL, -3.3V LVECL to 5V PECL or  
-3.3V LVECL to 3.3V LVPECL.  
A VBB output is provided for interfacing with single  
ended ECL signals at the input. If a single ended input is  
to be used, the VBB output should be connected to the D  
input. The active signal would then drive the D input.  
When used, the VBB output should be bypassed to via a  
0.01µF capacitor. The VBB output is designed to act as  
the switching reference for the EL90V under single ended  
input switching conditions. As a result this pin can only  
source/sink up to 0.5mA of current.  
Fully differential design  
Supports both standard and low voltage operation  
Available in 20-pin SOIC package  
PIN CONFIGURATION/BLOCK DIAGRAM  
To accomplish the level translation the EL90V requires  
three power rails. The VCC supply should be connected  
to the positive supply, and the VEE pin should be  
connected to the negative power supply. The GND pins  
as expected are connected to the system ground plane.  
Both VEE and VCC should be bypassed to ground via  
0.01µF capacitors.  
20  
19  
18  
V
CC  
1
2
3
V
CC  
D
0
Q
Q
0
0
D0  
Under open input conditions, the D input will be biased  
at VCC/2 and the D input will be pulled to VEE. This  
condition will force the Q output to a LOW, ensuring  
stability.  
V
BB  
4
5
17  
16  
GND  
Q
Q
1
1
D
1
D
1
6
15  
PIN NAMES  
7
VBB  
14 GND  
8
13  
12  
11  
Q
Q
2
2
D
2
Pin  
Function  
ECL/LVECL Inputs  
Dn  
Qn  
D2  
9
PECL/LVPECL Outputs  
VEE  
10  
VCC  
VBB  
ECL/LVECL Reference Voltage Output  
SOIC  
TOP VIEW  
FUNCTION TABLE  
Function  
VCC  
5V  
GND  
0V  
VEE  
–5V  
–5V ECL to 5V PECL  
–5V ECL to 3.3V LVPECL  
–3.3V LVECL to 5V PECL  
–3.3V LVECL to 3.3V LVPECL  
3.3V  
5V  
0V  
–5V  
0V  
–3.3V  
–3.3V  
3.3V  
0V  
Rev.: F  
Amendment:/1  
Isse Date: October, 1998  
1

与SY100EL90V相关器件

型号 品牌 获取价格 描述 数据表
SY100EL90V_06 MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/LVPECL TRANSLATOR
SY100EL90VZC MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/ LVPECL TRANSLATOR
SY100EL90VZCTR MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/ LVPECL TRANSLATOR
SY100EL90VZG MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/LVPECL TRANSLATOR
SY100EL90VZGTR MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/LVPECL TRANSLATOR
SY100EL90VZG-TR MICROCHIP

获取价格

TRIPLE ECL TO PECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO20
SY100EL90VZI MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/LVPECL TRANSLATOR
SY100EL90VZITR MICREL

获取价格

5V/3.3V TRIPLE ECL/LVECL-TOPECL/LVPECL TRANSLATOR
SY100EL91 MICREL

获取价格

TRIPLE PECL-TO-ECL TRANSLATOR
SY100EL91_06 MICREL

获取价格

TRIPLE PECL-TO-ECL TRANSLATOR