5秒后页面跳转
SY100EL91L PDF预览

SY100EL91L

更新时间: 2024-01-01 13:35:07
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
5页 96K
描述
3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR

SY100EL91L 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.39Is Samacsys:N
最大延迟:0.75 ns接口集成电路类型:PECL TO ECL TRANSLATOR
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.83 mm湿度敏感等级:1
标称负供电电压:-4.5 V位数:1
功能数量:3端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:-4.5 V认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Level Translators
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:ECL100K温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

SY100EL91L 数据手册

 浏览型号SY100EL91L的Datasheet PDF文件第2页浏览型号SY100EL91L的Datasheet PDF文件第3页浏览型号SY100EL91L的Datasheet PDF文件第4页浏览型号SY100EL91L的Datasheet PDF文件第5页 
3.3V TRIPLE LVPECL-to-ECL  
OR LVPECL-to-LVECL  
TRANSLATOR  
SY100EL91L  
FEATURES  
DESCRIPTION  
The SY100EL91L is a triple LVPECL-to-ECL or  
LVPECL-to-LVECL translator.  
3.3V power supply  
620ps propagation delay  
Fully differential design  
A VBB output is provided for interfacing with single  
ended PECL signals at the input. If a single ended input  
is to be used, the VBB output should be connected to the  
D input. The active signal would then drive the D input.  
When used, the VBB output should be bypassed to ground  
via a 0.01µF capacitor. The VBB output is designed to act  
as the switching reference for the EL91L under single  
ended input switching conditions. As a result this pin can  
only source/sink up to 0.5mA of current.  
Supports low voltage operation  
Available in 20-pin SOIC package  
PIN CONFIGURATION/BLOCK DIAGRAM  
To accomplish the level translation the EL91L requires  
three power rails. The VCC supply should be connected  
to the positive supply, and the VEE pin should be  
connected to the negative power supply. The GND pins  
as expected are connected to the system ground plane.  
Both VEE and VCC should be bypassed to ground via  
0.01µF capacitors.  
Under open input conditions, the D input will be biased  
at VCC/2 and the D input will be pulled to GND. This  
condition will force the Q output to a LOW, ensuring  
stability.  
20  
19  
18  
V
CC  
1
2
3
V
CC  
D
0
Q
Q
0
0
D0  
PECL_VBB  
4
5
17  
16  
GND  
Q
Q
1
1
D
1
D1  
6
15  
7
PECL_VBB  
14 GND  
PIN NAMES  
8
13  
12  
11  
Q
Q
2
2
D
2
Pin  
Function  
D2  
9
Dn  
Qn  
PECL Inputs  
ECL Outputs  
VEE  
10  
VCC  
PECL_VBB  
PECL Reference Voltage Output  
SOIC  
TOP VIEW  
FUNCTION TABLE  
Function  
Vcc  
3.3V  
3.3V  
VEE  
LVPECL-to-ECL  
LVPECL-to-LVECL  
–5.0V  
–3.3V  
Rev.: F  
Amendment:/2  
IssueDate: November,1999  
1

与SY100EL91L相关器件

型号 品牌 获取价格 描述 数据表
SY100EL91LZC MICREL

获取价格

3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR
SY100EL91LZC MICROCHIP

获取价格

PECL to ECL Translator, 3 Func, Complementary Output, ECL, PDSO20, 0.300 INCH, SOIC-20
SY100EL91LZCTR MICREL

获取价格

3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR
SY100EL91LZCTR MICROCHIP

获取价格

PECL to ECL Translator, 3 Func, Complementary Output, ECL, PDSO20
SY100EL91LZG MICROCHIP

获取价格

TRIPLE PECL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO20
SY100EL91LZI MICROCHIP

获取价格

PECL to ECL Translator, 3 Func, Complementary Output, ECL100K, PDSO20, 0.300 INCH, SOIC-20
SY100EL91LZITR MICROCHIP

获取价格

PECL to ECL Translator, 3 Func, Complementary Output, ECL100K, PDSO20, 0.300 INCH, SOIC-20
SY100EL91ZC MICREL

获取价格

3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR
SY100EL91ZCTR MICREL

获取价格

3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR
SY100EL91ZG MICREL

获取价格

3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR