5秒后页面跳转
SY100E193JZTR PDF预览

SY100E193JZTR

更新时间: 2024-11-24 02:59:35
品牌 Logo 应用领域
麦瑞 - MICREL 逻辑集成电路
页数 文件大小 规格书
5页 65K
描述
ERROR DETECTION/CORRECTION CIRCUIT

SY100E193JZTR 技术参数

生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ,针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.36系列:100E
JESD-30 代码:S-PQCC-J28JESD-609代码:e3
长度:11.48 mm逻辑集成电路类型:ERROR DETECTION AND CORRECTION CIRCUIT
位数:8功能数量:1
端子数量:28最高工作温度:85 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
传播延迟(tpd):1.15 ns认证状态:Not Qualified
座面最大高度:4.57 mm表面贴装:YES
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:MATTE TIN端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:11.48 mmBase Number Matches:1

SY100E193JZTR 数据手册

 浏览型号SY100E193JZTR的Datasheet PDF文件第2页浏览型号SY100E193JZTR的Datasheet PDF文件第3页浏览型号SY100E193JZTR的Datasheet PDF文件第4页浏览型号SY100E193JZTR的Datasheet PDF文件第5页 
ERROR DETECTION/  
SY10E193  
SY100E193  
CORRECTION CIRCUIT  
FEATURES  
DESCRIPTION  
Hamming code generation  
Extended 100E VEE range of –4.2V to –5.5V  
8-bit wide  
The SY10/100E193 are error detection and correction  
(EDAC) circuits designed for use in new, high- performance  
ECL systems. The E193 generates hamming parity codes  
on an 8-bit word as shown in the block diagram. The P5  
output gives the parity of the whole word. PGEN provides  
word parity after Odd/Even parity control and gating with  
the BPAR input. PGEN also feeds into a 1-bit shiftable  
register for use as part of a scan ring.  
The combinatorial part of the device generates the same  
code pattern as the Motorola MC10193.  
Used in conjunction with 12-bit parity generators, such  
as the E160, a SECDED (single error correction, double  
error detection) error system can be designed for a multiple  
of an 8-bit word.  
Expandable for more width  
Provides parity register  
Fully compatible with industry standard 10KH,  
100K ECL levels  
Internal75Kinput pulldown resistors  
Fully compatible with Motorola MC10E/100E193  
Available in 28-pin PLCC package  
PIN NAMES  
Pin  
Function  
Check Bit Inputs  
B0–B7  
BPAR  
EV/OD  
EN  
Check Bit Parity Input  
Even/Odd Parity Select  
Parity Enable  
HOLD  
S-IN  
Syndrome Hold Input  
Syndrome Bit Input  
Syndrome Bit Shift  
Clock Input  
SHIFT  
CLK  
P1–P5  
PGEN  
Parity Output  
Parity Generate Output  
Parity Error Output  
VCC to Output  
PARERR/PARERR  
VCCO  
Rev.: F  
Amendment: /0  
M9999-032006  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100E193JZTR相关器件

型号 品牌 获取价格 描述 数据表
SY100E193JZ-TR MICROCHIP

获取价格

100E SERIES, 8-BIT ERROR DETECT AND CORRECT CKT, TRUE OUTPUT, PQCC28
SY100E195 MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JC MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JCTR MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JI MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JITR MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JITR MICROCHIP

获取价格

Silicon Delay Line, Programmable, 1-Func, 127-Tap, Complementary Output, ECL, PQCC28, PLAS
SY100E195JY MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JYTR MICREL

获取价格

PROGRAMMABLE DELAY CHIP
SY100E195JYTR MICROCHIP

获取价格

SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE, PLASTIC, LCC-28