Datasheet > 逻辑 > 延迟线> SY100E196JY

SY100E196JY

更新时间： 2024-11-20 05:04:31

品牌	Logo	应用领域
麦瑞 - MICREL		输入元件
页数	文件大小	规格书
10页	82K
描述
PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SY100E196JY 数据手册

Precision Edge^®

SY10E196

Precision _SE_Yd₁g₀₀e_E196

Micrel, Inc.

PROGRAMMABLE DELAY

CHIP WITH ANALOG INPUT

SY10E196

SY100E196

DESCRIPTION

FEATURES

■ Up to 2ns delay range

The SY10/100E196 are programmable delay chips

(PDCs) designed primarily for very accurate differential

ECL input edge placement applications.

■ Extended 100E VEE range of –4.2V to –5.5V

■ ≈20ps digital step resolution

■ Linear input for tighter resolution

■ >1GHz bandwidth

The delay section consists of a chain of gates and a

linear ramp delay adjustment organized as shown in the

logic diagram. The first two delay elements feature gates

that have been modified to have delays 1.25 and 1.5

times the basic gate delay of approximately 80ps. These

two elements provide the E196 with a digitally-selectable

resolution of approximately 20ps. The required device

delay is selected by the seven address inputs D[0:6],

which are latched on-chip by a high signal on the latch

enable (LEN) control. If the LEN signal is either LOW or

left floating, then the latch is transparent.

■ On-chip cascade circuitry

■ 75KkΩ input pulldown resistor

■ Fully compatible with Motorola MC10E/100E196

■ Available in 28-pin PLCC package

The FTUNE input takes an analog coltage and applies

it to an internal linear ramp for reducing the 20s resolution

still further. The FTUNE input is what differentiates the

E196 from the E195.

An eighth latched input, D7, is provided for cascading

multiple PDCs for increased programmable range. The

cascade logic allows full control of multiple PDCs, at the

expense of only a single added line to the data bus for

each additional PDC, without the need for any external

gating.

PIN NAMES

Function

Signal Input

IN/IN

Input Enable

D[0:7]

Mux Select Inputs

Signal Output

Q/Q

LEN

Latch Enable

SET MIN

SET MAX

CASCADE

FTUNE

VCCO

Minimum Delay Set

Maximum Delay Set

Cascade Signal

Linear Voltage Input

VCC to Output

Rev.: H

Amendment:/0

M9999-032006

hbwhelp@micrel.com or (408) 955-1690

Issue Date: March 2006

12 3 4 5 6 7...10

中文翻译

下载PDF

与SY100E196JY相关器件

型号	品牌	获取价格	描述	数据表
SY100E196JYTR	MICREL	获取价格	PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JYTR	MICROCHIP	获取价格	SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY100E212	MICREL	获取价格	3-BIT SCANNABLE REGISTER
SY100E212JC	MICREL	获取价格	3-BIT SCANNABLE REGISTER
SY100E212JC	MICROCHIP	获取价格	D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 3-Bit, Complementary Output, EC
SY100E212JCTR	MICREL	获取价格	3-BIT SCANNABLE REGISTER
SY100E212JZ	MICREL	获取价格	3-BIT SCANNABLE REGISTER
SY100E212JZ	MICROCHIP	获取价格	D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 3-Bit, Complementary Output, EC
SY100E212JZTR	MICREL	获取价格	3-BIT SCANNABLE REGISTER
SY100E212JZTR	MICROCHIP	获取价格	100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE,

与SY100E196JY相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100E196JY

SY100E196JY 数据手册

与SY100E196JY相关器件

与SY100E196JY相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SY100E196JY

SY100E196JY 数据手册

与SY100E196JY相关器件

与SY100E196JY相关文章

您还可以找

您在本页遇到什么问题？