5秒后页面跳转
SY100E195JY-TR PDF预览

SY100E195JY-TR

更新时间: 2024-11-20 20:06:27
品牌 Logo 应用领域
美国微芯 - MICROCHIP 输出元件逻辑集成电路延迟线
页数 文件大小 规格书
8页 170K
描述
SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28

SY100E195JY-TR 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:QCCJ, LDCC28,.5SQReach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.71
系列:100EJESD-30 代码:S-PQCC-J28
JESD-609代码:e3长度:11.48 mm
逻辑集成电路类型:SILICON DELAY LINE湿度敏感等级:2
功能数量:1抽头/阶步数:127
端子数量:28最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER包装方法:TR
峰值回流温度(摄氏度):260最大电源电流(ICC):179 mA
可编程延迟线:YES认证状态:Not Qualified
座面最大高度:4.57 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.2 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40总延迟标称(td):3.63 ns
宽度:11.48 mmBase Number Matches:1

SY100E195JY-TR 数据手册

 浏览型号SY100E195JY-TR的Datasheet PDF文件第2页浏览型号SY100E195JY-TR的Datasheet PDF文件第3页浏览型号SY100E195JY-TR的Datasheet PDF文件第4页浏览型号SY100E195JY-TR的Datasheet PDF文件第5页浏览型号SY100E195JY-TR的Datasheet PDF文件第6页浏览型号SY100E195JY-TR的Datasheet PDF文件第7页 
®
PrecisonEdge
SY10E195  
PROGRAMMABLE  
DELAY CHIP  
SY100E195  
FEATURES  
DESCRIPTION  
Up to 2ns delay range  
The SY10/100E195 are programmable delay chips  
(PDCs) designed primarily for clock de-skewing and timing  
adjustment. They provide variable delay of a differential  
ECL input transition.  
The delay section consists of a chain of gates  
organized as shown in the logic diagram. The first two  
delay elements feature gates that have been modified to  
have delays 1.25 and 1.5 times the basic gate delay of  
approximately 80ps. These two elements provide the  
Extended 100E VEE range of –4.2V to –5.5V  
20ps/digital step resolution  
>1GHz bandwidth  
On-chip cascade circuitry  
75Kkinput pulldown resistor  
Fully compatible with Motorola MC10E/100E195  
Available in 28-pin PLCC package  
E195 with  
a
digitally-selectable resolution of  
approximately 20ps. The required device delay is selected  
by the seven address inputs D[0:6], which are latched  
on-chip by a high signal on the latch enable (LEN) control.  
If the LEN signal is either LOW or left floating, then the  
latch is transparent.  
Because the delay programmability of the E195 is  
achieved by purely differential ECL gate delays, the  
device will operate at frequencies of >1GHz, while  
maintaining over 600mV of output swing.  
The E195 thus offers very fine resolution, at very high  
frequencies, selectable entirely from a digital input,  
allowing for very accurate system clock timing.  
An eighth latched input, D7, is provided for cascading  
multiple PDCs for increased programmable range. The  
cascade logic allows full control of multiple PDCs, at the  
expense of only a single added line to the data bus for  
each additional PDC, without the need for any external  
gating.  
PIN NAMES  
Pin  
Function  
Signal Input  
IN/IN  
EN  
Input Enable  
D[0:7]  
Mux Select Inputs  
Signal Output  
Q/Q  
LEN  
Latch Enable  
SET MIN  
SET MAX  
CASCADE  
Minimum Delay Set  
Maximum Delay Set  
Cascade Signal  
Rev.: H  
Amendment:/0  
M9999-032006  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100E195JY-TR相关器件

型号 品牌 获取价格 描述 数据表
SY100E196 MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JC MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JCTR MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JI MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JITR MICROCHIP

获取价格

Silicon Delay Line, Programmable, 1-Func, 127-Tap, Complementary Output, ECL, PQCC28, PLAS
SY100E196JITR MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JY MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JYTR MICREL

获取价格

PROGRAMMABLE DELAY CHIP WITH ANALOG INPUT
SY100E196JYTR MICROCHIP

获取价格

SILICON DELAY LINE, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE, PLASTIC, LCC-28
SY100E212 MICREL

获取价格

3-BIT SCANNABLE REGISTER