5秒后页面跳转
SY100E212JZ PDF预览

SY100E212JZ

更新时间: 2024-11-20 05:04:31
品牌 Logo 应用领域
麦瑞 - MICREL 触发器锁存器逻辑集成电路
页数 文件大小 规格书
4页 64K
描述
3-BIT SCANNABLE REGISTER

SY100E212JZ 技术参数

生命周期:Obsolete零件包装代码:QLCC
包装说明:LEAD FREE, PLASTIC, LCC-28针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.7Is Samacsys:N
系列:100EJESD-30 代码:S-PQCC-J28
JESD-609代码:e3长度:11.48 mm
逻辑集成电路类型:D FLIP-FLOP位数:3
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER传播延迟(tpd):1.025 ns
认证状态:Not Qualified座面最大高度:4.57 mm
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:MATTE TIN
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:11.48 mmBase Number Matches:1

SY100E212JZ 数据手册

 浏览型号SY100E212JZ的Datasheet PDF文件第2页浏览型号SY100E212JZ的Datasheet PDF文件第3页浏览型号SY100E212JZ的Datasheet PDF文件第4页 
2  
3-BIT SCANNABLE  
REGISTER  
SY10E212  
SY100E212  
DESCRIPTION  
FEATURES  
Scannable version E112 driver  
Extended 100E VEE range of –4.2V to –5.5V  
1025ps max. CLK to Output  
Dual differential outputs  
The SY10/100E212 are scannable registered ECL  
drivers typically used as fan-out memory address drivers  
for ECL cache driving. In a VLSI array-based CPU design,  
use of the E212 allows the user to conserve array output  
cell functionality and also output pins.  
Master Reset  
The input shift register is designed with control logic  
which greatly facilitates its use in boundary scan  
applications.  
Internal 75Kinput pull-down resistors  
Fully compatible with industry standard 10KH,  
100K ECL levels  
Fully compatible with Motorola MC10E/100E212  
Available in 28-pin PLCC package  
PIN NAMES  
BLOCK DIAGRAM  
S-OUT  
Pin  
D0 – D2  
Function  
Data Inputs  
Scan Input  
Q
2b  
2a  
D
D
D
Q
S-IN  
Q
Q
Q
Q
Q
2a  
2b  
D2  
D1  
D0  
LOAD  
LOAD/HOLD Control  
Scan Control  
Clock  
SHIFT  
CLK  
Q
Q
1b  
1a  
MR  
Master Reset  
Scan Output  
True Outputs  
Inverting Outputs  
VCC to Output  
S-OUT  
Q
Q
1a  
1b  
Q[0:2]a, Q[0:2]b  
Q[0:2]a, Q[0:2]b  
VCCO  
Q
Q
0b  
0a  
Q
Q
0a  
0b  
S-IN  
LOAD  
SHIFT  
CLK  
MR  
Rev.: F  
Amendment:/0  
M9999-032206  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: March 2006  

与SY100E212JZ相关器件

型号 品牌 获取价格 描述 数据表
SY100E212JZTR MICREL

获取价格

3-BIT SCANNABLE REGISTER
SY100E212JZTR MICROCHIP

获取价格

100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28, LEAD FREE,
SY100E212JZ-TR MICROCHIP

获取价格

100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28
SY100E222L MICREL

获取价格

3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT
SY100E222L MICROCHIP

获取价格

The SY100E222L is a low-skew, low-jitter device capable of receiving a high-speed LVECL/LV
SY100E222L_06 MICREL

获取价格

3.3V, 1.5GHz ±1/±2 DIFFERENTIAL LVECL/LVPECL
SY100E222L_11 MICREL

获取价格

3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E222LTI MICROCHIP

获取价格

Low Skew Clock Driver, 100E Series, 15 True Output(s), 0 Inverted Output(s), ECL100K, PQFP
SY100E222LTI MICREL

获取价格

3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT
SY100E222LTITR MICREL

获取价格

3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT