5秒后页面跳转
SN74LVT16240DLG4 PDF预览

SN74LVT16240DLG4

更新时间: 2024-09-14 05:16:59
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
11页 135K
描述
3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN74LVT16240DLG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:SSOP, SSOP48,.4针数:48
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.19控制类型:ENABLE LOW
系列:LVTJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:15.875 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.064 A
湿度敏感等级:1位数:4
功能数量:4端口数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP48,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:3.5 ns
传播延迟(tpd):4 ns认证状态:Not Qualified
座面最大高度:2.79 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.49 mm
Base Number Matches:1

SN74LVT16240DLG4 数据手册

 浏览型号SN74LVT16240DLG4的Datasheet PDF文件第2页浏览型号SN74LVT16240DLG4的Datasheet PDF文件第3页浏览型号SN74LVT16240DLG4的Datasheet PDF文件第4页浏览型号SN74LVT16240DLG4的Datasheet PDF文件第5页浏览型号SN74LVT16240DLG4的Datasheet PDF文件第6页浏览型号SN74LVT16240DLG4的Datasheet PDF文件第7页 
SN54LVT16240, SN74LVT16240  
3.3-V ABT 16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS717AAPRIL 2000REVISED NOVEMBER 2006  
FEATURES  
Members of the Texas Instruments Widebus™  
Family  
SN54LVT16240 . . . WD PACKAGE  
SN74LVT16240 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V Operation  
and Low Static-Power Dissipation  
1OE  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1
2
3
4
5
6
7
8
9
10  
48 2OE  
47 1A1  
Support Mixed-Mode Signal Operation (5-V  
46  
1A2  
Input and Output Voltages With 3.3-V VCC  
)
45 GND  
44 1A3  
43 1A4  
Support Unregulated Battery Operation Down  
to 2.7 V  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
V
CC  
42  
41  
40  
39  
V
CC  
2Y1  
2Y2  
GND  
2A1  
2A2  
GND  
Ioff and Power-Up 3-State Support Hot  
Insertion  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
2Y3 11  
2Y4 12  
3Y1 13  
38 2A3  
37 2A4  
36 3A1  
Flow-Through Architecture Optimizes PCB  
Layout  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
3Y2  
GND  
3Y3  
3A2  
GND  
3A3  
3A4  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
3Y4  
ESD Protection Exceeds JESD 22  
V
CC  
V
CC  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
4Y1  
4Y2  
GND  
4Y3  
4Y4  
4OE  
4A1  
4A2  
GND  
4A3  
4A4  
3OE  
1000-V Charged-Device Model (C101)  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package Using  
25-mil Center-to-Center Spacings  
DESCRIPTION/ORDERING INFORMATION  
The 'LVT16240 devices are 16-bit buffers and line drivers designed specifically for low-voltage (3.3-V) VCC  
operation, but with the capability to provide a TTL interface to a 5-V system environment.  
These devices are designed specifically to improve both the performance and density of 3-state memory  
address drivers, clock drivers, and bus-oriented receivers and transmitters.  
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide  
inverting outputs and symmetrical active-low output-enable (OE) inputs.  
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2000–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74LVT16240DLG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVT16240DLR TI

完全替代

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16240DL TI

完全替代

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH16240DL TI

完全替代

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVT16240DLG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT16240DLR TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16240DLRG4 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244ADGG TI

获取价格

LVT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48
SN74LVT16244ADLR TI

获取价格

暂无描述
SN74LVT16244B TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244B_07 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244BDGG TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244BDGGR TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT16244BDGV TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS