5秒后页面跳转
SN74LVC74ARGYR PDF预览

SN74LVC74ARGYR

更新时间: 2024-11-18 04:00:55
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
17页 517K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN74LVC74ARGYR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC14/18,.14SQ,20针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.35系列:LVC/LCX/Z
JESD-30 代码:S-PQCC-N14JESD-609代码:e4
长度:3.5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.024 A湿度敏感等级:2
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC14/18,.14SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:5.2 ns
传播延迟(tpd):7.1 ns认证状态:Not Qualified
座面最大高度:1 mm子类别:FF/Latch
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.5 mm最小 fmax:150 MHz
Base Number Matches:1

SN74LVC74ARGYR 数据手册

 浏览型号SN74LVC74ARGYR的Datasheet PDF文件第2页浏览型号SN74LVC74ARGYR的Datasheet PDF文件第3页浏览型号SN74LVC74ARGYR的Datasheet PDF文件第4页浏览型号SN74LVC74ARGYR的Datasheet PDF文件第5页浏览型号SN74LVC74ARGYR的Datasheet PDF文件第6页浏览型号SN74LVC74ARGYR的Datasheet PDF文件第7页 
SN54LVC74A, SN74LVC74A  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
www.ti.com  
SCAS287SJANUARY 1993REVISED MAY 2005  
FEATURES  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Operate From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 5.2 ns at 3.3 V  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
– 1000-V Charged-Device Model (C101)  
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
SN54LVC74A . . . J OR W PACKAGE  
SN74LVC74A . . . D, DB, NS, OR PW PACKAGE  
(TOP VIEW)  
SN74LVC74A . . . RGY PACKAGE  
(TOP VIEW)  
SN54LVC74A . . . FK PACKAGE  
(TOP VIEW)  
1CLR  
1D  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1
14  
2CLR  
2D  
3
2
1 20 19  
18  
1D  
1CLK  
1PRE  
1Q  
13 2CLR  
2
3
4
5
6
1CLK  
NC  
2D  
4
5
6
7
8
1CLK  
1PRE  
1Q  
12  
11  
10  
9
2D  
17  
16  
15  
14  
NC  
2CLK  
2PRE  
2Q  
2CLK  
2PRE  
2Q  
1PRE  
NC  
2CLK  
NC  
1Q  
1Q  
1Q  
2PRE  
8
GND  
2Q  
9 10 11 12 13  
7
8
NC - No internal connection  
DESCRIPTION/ORDERING INFORMATION  
The SN54LVC74A dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation, and  
the SN74LVC74A dual positive-edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVC74ARGYR  
SN74LVC74AD  
TOP-SIDE MARKING  
LC74A  
QFN – RGY  
SOIC – D  
Reel of 1000  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74LVC74ADR  
LVC74A  
SN74LVC74ADT  
–40°C to 85°C  
SOP – NS  
SN74LVC74ANSR  
SN74LVC74ADBR  
SN74LVC74APW  
SN74LVC74APWR  
SN74LVC74APWT  
SNJ54LVC74AJ  
LCV74A  
LC74A  
SSOP – DB  
TSSOP – PW  
LC74A  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54LVC74AJ  
SNJ54LVC74AW  
SNJ54LVC74AFK  
–55°C to 125°C  
SNJ54LVC74AW  
SNJ54LVC74AFK  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  

SN74LVC74ARGYR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC74ANSR TI

类似代替

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74LVC74ARGYRG4 TI

类似代替

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AC74PWR TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与SN74LVC74ARGYR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC74ARGYRG4 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74LVC74D TI

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear And Preset 14-SOIC -40 to 85
SN74LVC74DBLE TI

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear And Preset 14-SSOP -40 to 85
SN74LVC74DBR TI

获取价格

暂无描述
SN74LVC74DR TI

获取价格

Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear And Preset 14-SOIC -40 to 85
SN74LVC74PWR TI

获取价格

8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
SN74LVC821A TI

获取价格

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821A_08 TI

获取价格

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821ADB TI

获取价格

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821ADBLE TI

获取价格

10-Bit Bus-Interface Flip-Flop With 3-State Outputs 24-SSOP -40 to 85