5秒后页面跳转
捷配首页

Datasheet > SN74LVC821APWE4
SN74LVC821APWE4 PDF预览

SN74LVC821APWE4

更新时间： 2024-11-18 15:52:23
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 635K
描述
10-Bit Bus-Interface Flip-Flop With 3-State Outputs 24-TSSOP -40 to 85

阅读下载

中文翻译

获取价格

SN74LVC821APWE4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP24,.25针数：24
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.22系列：LVC/LCX/Z
JESD-30 代码：R-PDSO-G24JESD-609代码：e4
长度：7.8 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大频率@ Nom-Sup：150000000 Hz
最大I（ol）：0.024 A湿度敏感等级：1
位数：10功能数量：1
端口数量：2端子数量：24
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP24,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TUBE
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：7.3 ns传播延迟（tpd）：8.5 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：4.4 mm
Base Number Matches：1

SN74LVC821APWE4 数据手册

 浏览型号SN74LVC821APWE4的Datasheet PDF文件第2页浏览型号SN74LVC821APWE4的Datasheet PDF文件第3页浏览型号SN74LVC821APWE4的Datasheet PDF文件第4页浏览型号SN74LVC821APWE4的Datasheet PDF文件第5页浏览型号SN74LVC821APWE4的Datasheet PDF文件第6页浏览型号SN74LVC821APWE4的Datasheet PDF文件第7页 
SN74LVC821A  
10-BIT BUS-INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS304J–MARCH 1993–REVISED FEBRUARY 2005  
FEATURES  
DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
•
•
•
•
Operates From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 7.3 ns at 3.3 V  
OE  
1D  
2D  
1
24  
23  
22  
V
CC  
2
1Q  
2Q  
Typical VOLP (Output Ground Bounce)  
3
<0.8 V at VCC = 3.3 V, TA = 25°C  
3D  
4D  
4
21 3Q  
20 4Q  
•
•
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
5
6
19  
18  
17  
16  
15  
14  
13  
5D  
6D  
7D  
8D  
5Q  
6Q  
7Q  
8Q  
7
Supports Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With  
8
3.3-V VCC  
)
9
10  
11  
12  
9D  
10D  
GND  
9Q  
10Q  
CLK  
•
•
•
Ioff Supports Partial-Power-Down Mode  
Operation  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
DESCRIPTION/ORDERING INFORMATION  
This 10-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V VCC operation.  
The SN74LVC821A features 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports,  
bidirectional bus drivers with parity, and working registers.  
The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the  
device provides true data at the Q outputs.  
A buffered output-enable (OE) input can be used to place the ten outputs in either a normal logic state (high or  
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can  
be entered while the outputs are in the high-impedance state.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVC821ADW  
TOP-SIDE MARKING  
Tube of 25  
SOIC – DW  
LVC821A  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 60  
SN74LVC821ADWR  
SN74LVC821ANSR  
SN74LVC821ADBR  
SN74LVC821APW  
SOP – NS  
LVC821A  
LC821A  
SSOP – DB  
–40°C to 85°C  
TSSOP – PW  
TVSOP – DGV  
Reel of 2000  
Reel of 250  
Reel of 2000  
SN74LVC821APWR  
SN74LVC821APWT  
SN74LVC821ADGVR  
LC821A  
LC821A  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...17

中文翻译

下载PDF

与SN74LVC821APWE4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC821APWR TI

获取价格

 		10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821APWT TI

获取价格

 		10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC821APWTG4 TI

获取价格

 		LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, TSSOP-24
SN74LVC821DB TI

获取价格

 		LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24
SN74LVC821DBLE TI

获取价格

 		10-Bit Bus-Interface Flip-Flop With 3-State Outputs 24-SSOP -40 to 85
SN74LVC821DW TI

获取价格

 		10-Bit Bus-Interface Flip-Flop With 3-State Outputs 24-SOIC -40 to 85
SN74LVC821DWR TI

获取价格

 		暂无描述
SN74LVC821PWLE TI

获取价格

 		10-Bit Bus-Interface Flip-Flop With 3-State Outputs 24-TSSOP -40 to 85
SN74LVC823A TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823A_08 TI

获取价格

 		9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

与SN74LVC821APWE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证