SN74LVC823A

更新时间： 2024-09-29 22:16:19

品牌	Logo	应用领域
德州仪器 - TI		触发器输出元件
页数	文件大小	规格书
14页	295K
描述
9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC823A 数据手册

SN74LVC823A

9-BIT BUS-INTERFACE FLIP-FLOP

WITH 3-STATE OUTPUTS

www.ti.com

SCAS305I–MARCH 1993–REVISED FEBRUARY 2005

FEATURES

DB, DGV, DW, NS, OR PW PACKAGE

(TOP VIEW)

•

Operates From 1.65 V to 3.6 V

Inputs Accept Voltages to 5.5 V

Max t_pdof 7.9 ns at 3.3 V

Typical V_OLP(Output Ground Bounce)

22 2Q

<0.8 V at V_CC= 3.3 V, T_A= 25°C

•

Typical V_OHV(Output V_OHUndershoot)

>2 V at V_CC= 3.3 V, T_A= 25°C

Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage With

17 7Q

16 8Q

15 9Q

3.3-V V_CC

)

9D 10

•

I_offSupports Partial-Power-Down Mode

Operation

CLR

GND

CLKEN

CLK

Latch-Up Performance Exceeds 250 mA Per

JESD 17

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 9-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V V_CCoperation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is

particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and

working registers.

With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high

transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. This device has

noninverting data (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low,

independently of the clock.

ORDERING INFORMATION

T_A

PACKAGE⁽¹⁾

ORDERABLE PART NUMBER

SN74LVC823ADW

TOP-SIDE MARKING

Tube of 25

SOIC – DW

LVC823A

Reel of 2000

Tube of 60

SN74LVC823ADWR

SN74LVC823ANSR

SN74LVC823ADBR

SN74LVC823APW

SOP – NS

LVC823A

LC823A

SSOP – DB

–40°C to 85°C

TSSOP – PW

Reel of 2000

Reel of 250

Reel of 2000

SN74LVC823APWR

SN74LVC823APWT

SN74LVC823ADGVR

LC823A

TVSOP – DGV

LC823A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...14

中文翻译

下载PDF

与SN74LVC823A相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC823A_08	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADB	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADBLE	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADBR	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADBRE4	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADBRG4	TI	获取价格	LVC/LCX/Z SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SSOP-24
SN74LVC823ADGVR	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADGVRE4	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADW	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC823ADWE4	TI	获取价格	9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

与SN74LVC823A相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

31
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

27
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

26
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

37

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC823A

SN74LVC823A 数据手册

与SN74LVC823A相关器件

与SN74LVC823A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC823A

SN74LVC823A 数据手册

与SN74LVC823A相关器件

与SN74LVC823A相关文章

您还可以找

您在本页遇到什么问题？