5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74LVC2952DB
SN74LVC2952DB PDF预览

SN74LVC2952DB

更新时间： 2024-11-20 12:59:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
14页 287K
描述
暂无描述

阅读下载

中文翻译

获取价格

SN74LVC2952DB 数据手册

 浏览型号SN74LVC2952DB的Datasheet PDF文件第2页浏览型号SN74LVC2952DB的Datasheet PDF文件第3页浏览型号SN74LVC2952DB的Datasheet PDF文件第4页浏览型号SN74LVC2952DB的Datasheet PDF文件第5页浏览型号SN74LVC2952DB的Datasheet PDF文件第6页浏览型号SN74LVC2952DB的Datasheet PDF文件第7页 
SN74LVC2952A  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS311I–JANUARY 1993–REVISED MARCH 2005  
FEATURES  
DB, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
•
•
•
•
Operates From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 8.2 ns at 3.3 V  
B8  
B7  
B6  
B5  
B4  
V
CC  
1
2
3
4
5
6
7
8
9
10  
24  
23 A8  
22 A7  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
A6  
A5  
21  
20  
•
•
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
B3  
B2  
B1  
19 A4  
18 A3  
17 A2  
16 A1  
Supports Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With  
3.3-V VCC  
)
OEAB  
CLKAB  
15  
OEBA  
•
•
•
Ioff Supports Partial-Power-Down Mode  
Operation  
CLKENAB 11  
GND 12  
14 CLKBA  
13 CLKENBA  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This octal bus transceiver and register is designed for 1.65-V to 3.6-V VCC operation.  
The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions  
between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of  
the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking  
the output-enable (OEAB or OEBA) input low accesses the data on either port.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVC2952ADW  
TOP-SIDE MARKING  
LVC2952A  
Tube of 25  
SOIC – DW  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 60  
SN74LVC2952ADWR  
SN74LVC2952ANSR  
SN74LVC2952ADBR  
SN74LVC2952APW  
SOP – NS  
LVC2952A  
LE952A  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
Reel of 2000  
Reel of 250  
SN74LVC2952APWR  
SN74LVC2952APWT  
LE952A  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...14

中文翻译

下载PDF

与SN74LVC2952DB相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2952DBLE TI

获取价格

 		暂无描述
SN74LVC2952PW TI

获取价格

 		LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVC2952PWLE TI

获取价格

 		LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74LVC2G00 TI

获取价格

 		DUAL 2 INPUT POSITIVE NAND GATE
SN74LVC2G00_09 TI

获取价格

 		DUAL 2-INPUT POSITIVE-NAND GATE
SN74LVC2G00DCT TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 2-INPUT NAND GATE, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G00DCT3 TI

获取价格

 		2 通道、2 输入、1.65V 至 5.5V 与非门 | DCT | 8 | -40 to
SN74LVC2G00DCTR TI

获取价格

 		DUAL 2 INPUT POSITIVE NAND GATE
SN74LVC2G00DCTRE4 TI

获取价格

 		DUAL 2 INPUT POSITIVE NAND GATE
SN74LVC2G00DCTRG4 TI

获取价格

 		DUAL 2-INPUT POSITIVE-NAND GATE

与SN74LVC2952DB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证